Nanometer CMOS

Nanometer CMOS

Volumn , Issue , 2010, Pages

  Schwierz, Frank ^a   Wong, Hei ^b   Liou, Juin J ^c  

^a ILMENAU UNIVERSITY OF TECHNOLOGY   (Germany)

^b CITY UNIVERSITY OF HONG KONG   (Hong Kong)

^c UNIVERSITY OF CENTRAL FLORIDA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 78650022025     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.4032/9789814241229     Document Type: Book

References (492)

1. S. McCartney, ENIAC: The triumphs and tragedies, Berkley Trade (2001).
2. http://www.seas.upenn.edu/_museum/
3. http://ftp.arl.mil/_mike/comphist/61ordnance/app1.html.
4. J. E. Lilienfeld, Method and apparatus for controlling electric currents, U.S. Patent 1 745 175, filed 8 Oct. 1926, granted 18 Jan. 1930.
5. J. E. Lilienfeld, Device for controlling electric current, U.S. Patent 1 900 018, filed 28 Mar. 1928, granted 7 Mar. 1933.
6. J. E. Lilienfeld, Amplifier for controlling electric currents,U.S. Patent 1 877 140, filed 8 Dec. 1928, granted 13 Sept. 1932.
7. O. Heil, Improvements in or relating to electrical amplifiers and other control arrangements and devices, British Patent 439 457, filed 4 Mar. 1935, granted 6 Dec. 1935.
8. W. B. Shockley, The path to the conception of the junction transistor, IEEE Trans. Electron Dev. 23, 597-620 (1976).
9. J. P. Pierce, The naming of the transistor, Proc. IEEE 86, 37-45 (1998).
10. M. Riordan, How Europe missed the transistor, IEEE Spectrum 42, 46-51 (November 2005).
11. I.M. Ross, Semiconductive translating device, U.S. Patent 2 791 760, filed 18 Feb. 1955, granted 7 May 1957.
12. J. Moll, Variable capacitance with large capacity change, Proc. WESCON pt. 3, 32-36 (1959).
13. D. Khang and M. M. Atlalla, Silicon-silicon dioxide field induced surface devices, IRE-AIEE Solid-State Device Res. Conf. (1960).
14. F.M.Wanlass and C. T. Sah, Nanowatt logic using field-effectmetaloxide semiconductor triodes, Dig. ISSCC, 32-33 (1963).
15. J. J. Liou and F. Schwierz, RF MOSFET: Recent advances, current status and future trends, Solid-State Electron. 47, 1881-1895 (2003).
16. T. R. Reid, The chip: How two americans invented the microchip and launched a revolution, Random House (2001).
17. G. E. Moore, Cramming more components onto integrated circuits, Electronics 38, 114-117 (19 April 1965).
18. G. E. Moore, Progress in digital electronics, Tech. Dig. IEDM, 11-13 (1975).
19. G. E. Moore, Lithography and the future of Moore's law, Proc. SPIE 2440, 2-17 (1995).
20. G. E. Moore, No exponential is forever: But "forever" can be delayed!, Dig. ISSCC, 20-23 (2003).
21. The data have been compiled from different sources. It should be noted that the actual numbers taken from different sourcesmay differ slightly for a certain year. The general trend, however, is supported by all sources.
22. J. Birnbaum and R. S.Williams, Physics and the information revolution, Physics Today 53, 38-42 (2000).
23. E. Ross, The dramatic shift to semiconductor foundries, Future Fab Int. 11 (2001), available at http://www.future-fab.com/documents. asp?grID=208&d ID=618.
24. S. W. Jones, Exponential trends in the integrated circuit industry, available at http://www.icknowledge.com/trends/Exponential2. pdf.
25. P. Gargini, Intel nanotechnology virtual open house (2004), available at http://www.intel.com/technology/silicon/post CMOS. htm.
26. The National Technology Roadmap for Semiconductors NTRS, 1992, 1994, 1997 Editions, Semiconductor Industry Association
27. The International Technology Roasmap for Semiconductors ITRS, 1999, 2001, 2003, 2005, 2007 Editions, Semiconductor Industry Association. See also at http://www.itrs.net/reports.html.
28. Strategic Research Agenda, European Nanoelectronics Initiative Advisory Council, (2007). See also at: http://www. Eniac.eu/web/ SRA/local index.php.
29. B. Doris, M. Ieong et al., Extreme scaling with ultra-thin Si channel MOSFETs, Tech. Dig. IEDM, 267-270 (2002).
30. H. Wakabayashi, S. Yamagami et al., Sub-10-nm planar-bulk-CMOS devices using lateral junction control, Tech. Dig. IEDM, 989-991 (2003).
31. C. Svensson, Forty years of feature-size predictions, Dig. ISSCC, S28-S29 (2003).
32. F. Schwierz, The DC performance of nanometer MOSFETs: Targets versus reality, Extended Abstracts SSDM, 610-611 (2005).
33. W. Haensch, E. J. Nowak et al., Silicon CMOS devices beyond scaling, IBM J. Res. & Dev. 50, 339-361 (2006).
34. E. P. Gusev, H.-C. Lu et al., Growth and characterization of ultrathin nitrided silicon oxide films, IBMJ. Res. & Dev. 43, 265-286 (1999).
35. Y. Taur, S.Wind et al., High performance 0.1 μmCMOS devices with 1.5 V power supply, Tech. Dig. IEDM, 127-130 (1993).
36. Y. Taur and E. J. Nowak, CMOS devices below 0.1 μm: How high will performance go?, Tech. Dig. IEDM, 215-218 (1997).
37. G. G. Shadidi, SOI technology for the GHz era, IBM. J. Res. & Dev. 46, 121-131 (2002).
38. P. R. Chidabaram, C. Bowen et al., Fundamentals of silicon material properties for successful exploitation of strain engineering in modern CMOSmanufacturing, IEEE Trans. Electron Dev. 53, 944-964 (2006).
39. S. E. Thompson, G. Sun et al., Uniaxial-process-induced strained-Si: Extending the CMOS roadmap, IEEE Trans. Electron Dev. 53, 1010-1020 (2006).
40. S. Takagi, T. Mizuno et al., Channel structure design, fabrication and carrier transport properties of strained-Si/SiGe-on-insulator (strained-SOI) MOSFETs, Tech. Dig. IEDM, 57-60 (2003).
41. M. T. Bohr, R. S. Chau et al., The high-k solution, IEEE Spectrum 44, 29-35 (October 2007).
42. K. Mistry, C. Allen et al., A 45nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging, Tech. Dig. IEDM, 247-250 (2007).
43. http://www.intel.com/technology/silicon/45nm technology.htm.
44. K. Shiraishi, K. Yamada et al., Physics in Fermi level pinning at the polySi/Hf-based high-k oxide interface, VLSI Technol. Dig. 108-109 (2004).
45. R. Chau, S. Datta et al., High-k/metal-gate stack and its MOSFET characteristics, IEEE Electron Device Lett. 25, 408-410 (2004).
46. P. Singer, 45 nm faces the risks and rewards of new materials, Semicond. Int. 28, 46-50, (January 2005).
47. S.-C. Song, Z. Zhang et al., Highly manufacturable advanced gatestack technology for sub-45-nm self-aligned gate-first CMOSFETs, IEEE Trans. Electron Dev. 53, 979-989 (2006).
48. H.-S. P. Wong, K. K. Chan et al., Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel, Tech. Dig. IEDM, 427-430 (1997).
49. K. W. Guarini, P. M. Solomon et al., Triple-self-aligned, planar double-gate MOSFETs: Devices and circuits, Tech. Dig. IEDM, 425-428 (2001).
50. Y. K. Choi, T. J. King, and C.M.Hu, Nanoscale CMOS spacer FinFET for the terabit era, IEEE Electron Device Lett. 23, 25-27 (2002).
51. D. Hisamoto, W.-C. Lee et al., FinFET - A self-aligned double-gate MOSFET scalable to 20 nm, IEEE Trans. Electron Dev. 47, 2320-2325 (2000).
52. T. Schulz, W. Röner et al., 50-nm vertical sidewall transistors with high channel doping concentrations, Tech. Dig. IEDM, 61-64, (2000).
53. T. Schulz, W. Rösner et al., Planar and vertical double gate concepts, Solid-State Electron. 46, 985-989 (2002).
54. H.-S. P. Wong, D. J. Frank et al., Nanoscale CMOS, Proc. IEEE 87, 537-570 (1999).
55. B. S. Doyle, S. Datta et al., High performance fully-depleted tri-Gate CMOS transistors, IEEE Electron Device Lett. 24, 263-265 (2003).
56. M. Lemme, T. Mollenhauer et al., Influence of channel width on n- and p-type nano-wire-MOSFETs on silicon on insulator substrate, Microelectron. Eng. 67-68, 810-817 (2003).
57. N. Singh, F. Y. Lim et al., Ultra-narrow silicon nanowire gate-allaround CMOS devices: Impact of diameter, channel-orientation and low temperature on device performance, Tech. Dig. IEDM, paper 20.4 (2006).
58. J.-Y. Song; W. Y. Choi et al., Design optimization of gate-all-around (GAA) MOSFETs, IEEE Trans. Nanotechnol. 5, 186-191 (2006).
59. P. Zimmermann, G. Nicholas et al., High performance Ge pMOS devices using a Si-compatible process flow, Tech. Dig. IEDM, 655-658 (2006).
60. D. Kuzum, A. J. Pethe et al., Interface-engineered Ge (100) and (111) n- and p-FETs with high mobility, Tech. Dig. IEDM, 723-726 (2007).
61. M. Passlack, P. Zurcher et al., High mobility MOSFETs for RF and digital applications, Tech. Dig. IEDM, 621-624 (2007).
62. M. K. Hudait, G. Dewey et al., Heterogeneous integration of enhancement mode In0.7Ga0.3As quantum well transistor on silicon substrate using thin (_ 2 μm) composite buffer architecture for highspeed and low-voltage (0.5V) logic applications, Tech. Dig. IEDM, 625-628, (2007).
63. D.-H. Kim and J. A. del Alamo, Logic performance of 40 nm InAs HEMTs, Tech. Dig. IEDM, 629-632 (2007).
64. S. Datta, T. Ashley et al., 85 nm gate length enhancement and depletion mode quantum well transistors for ultra high speed and very low power digital logic, Tech. Dig. IEDM, 763-766 (2005).
65. S. E. Laux, A simulation study of the switching times of 22- and 17-nm gate-length SOI nFETs on high mobility substrates and Si, IEEE Trans. Electron Dev. 54, 2304-2320 (2007).
66. M. V. Fischetti, T. P. O'Regan et al., Theoretical study of some physical aspects of electronic transport in nMOSFETs at the 10-nm gate length, IEEE Trans. Electron Dev. 54, 2116-2136 (2007).
67. K. D. Cantley, Y. Liu et al., Performance analysis of III-V materials in a double-gate nano-MOSFET, Tech. Dig. IEDM, 113-116 (2007).
68. A. Pethe, T. Krishnamohan et al., Investigation of the performance limits of III-V double-gate n-MOSFETs, Tech. Dig. IEDM, 619-622 (2005).
69. T. Ashley, L. Buckle et al., Heterogeneous InSb quantum well transistors on silicon for ultra-high speed, low power logic applications, Electron. Lett. 43, 777-779 (2007).
70. B. Davari, R. H. Dennard, and G. G. Shadidi, CMOS scaling for high performance and low power - The next ten years, Proc. IEEE 83, 595-606 (1995).
71. Y. Taur, D. A. Buchanan et al., CMOS scaling into the nanometer regime, Proc. IEEE 85, 486-504 (1997).
72. D. J. Frank, R.H. Dennard et al., Device scaling limits of SiMOSFETs and their application dependencies, Proc. IEEE 89, 259-288 (2001).
73. T. Skotnicki, C. Fenouillet-Beranger et al., Innovative materials, devices, and CMOS technologies for low-power mobile multimedia, IEEE Trans. Electron Dev. 55, 96-130 (2008).
74. S. Lee, L. Wagner et al., Record RF performance of sub-46 nm Lgate nFETs in microprocessor SOI CMOS technologies, Tech. Dig. IEDM, 241-244 (2005).
75. J.-O. Plouchart, J. Kimet al., Scalability of SOI CMOS technology and circuits to millimeter wave performance, Dig. CSIC, 121-124 (2005).
76. S. Lee, B. Jagannathan et al., Record RF performance of 45-nm SOI CMOS technology, Tech. Dig. IEDM, 255-258 (2007).
77. I. Post, M. Akbar et al., A 65 nm CMOS SOI technology featuring strained silicon transistors for RF Applications, Tech. Dig. IEDM, paper 17.7 (2006).
78. F. Schwierz and C. Schippel, Performance trends of Si-based RF transistors, Microelectron. Reliab. 47, 384-390 (2007).
79. F. Schwierz and J. J. Liou, RF transistors: Recent developments and roadmap toward terahertz applications, Solid-State Electron. 51, 1079-1091 (2007).
80. F. Schwierz, High-frequency device options for systems-on-chip, ECS Transactions 11, 445-460 (issue 6 2007).
81. Y. Taur and T. H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, Cambridge (1998).
82. R. F. Pierret, Field effect devices, Addison-Wesley, Reading (1990).
83. F. Schwierz and J. J. Liou, Modern microwave transistors, J. Wiley & Sons, Hoboken, New Jersey, (2003).
84. F. Stern, Self-consistent results for n-type Si inversion layers, Phys. Rev. B5, 4891-4899 (1972).
85. http://www.nanohub.org/, see also: S. Hasan, Schred 2.1 Tutorial, Purdue University (2003).
86. T. Ando, A. B. Fowler and F. Stern, Electronic properties of twodimensional systems, Rev. Mod. Phys. 54, 437-672 (1982).
87. H.-K. Lim and J. G. Fossum, Threshold voltage of thin-film siliconon insulator (SOI) MOSFETs, IEEE Trans. Electron Devices 30, 1244-1251 (1983).
88. Q. Chen, E. M. Harrell and J. D. Meindl, A physical shortchannel threshold voltage model for undoped symmetric doublegate MOSFETs, IEEE Trans. Electron Devices 50, 1631-1637 (2003).
89. Y. Taur, An analytical solution to a double-gate MOSFET with undoped body, IEEE Electron Device Lett. 21, 245-247 (2000).
90. Y. Taur, Analytical solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs, IEEE Trans. Electron Devices 48, 2861-2869 (2001).
91. L. Ge and J. G. Fossum, Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs, IEEE Trans. Electron Devices 49, 287-294 (2002).
92. G. Baccarani and S. Reggiani, A compact double-gate MOSFET model comprising quantum-mechanical and nonstatic effects, IEEE Trans. Electron Devices 46, 1656-1666 (1999).
93. J. A. Lopez-Villanueva, P. Cartujo-Cassinello et al., Effects of inversion-layer centroid on the performance of double-gate MOSFETs, IEEE Trans. Electron Devices 47, 141-146 (2000).
94. L. Ge and J. G. Fossum, A novel compact model of quantum effects in scaled SOI and double-gate MOSFETs, Proc. IEEE Int. SOI Conf., 114-115 (2000).
95. B. Majkusiak, T. Janik and J. Walczak, Semiconductor thickness effects in the double-gate SOI MOSFET, IEEE Trans. Electron Devices 45, 1127-1134 (1998).
96. M. Shoji and S. Horiguchi, Electronic structures and phonon-limited electron mobility of double-gate silicon-on-insulator Si Inversion Layers, J. Appl. Phys. 85, 2722-2731 (1999).
97. F. Balestra, S. Cristoloveanu et al., Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performances, IEEE Electron Device Lett. 8, 410-412 (1987).
98. S. Venkatesan, G. W. Neudeck and R. F. Pierret, Dual-gate operation and volume inversion in n-channel SOIMOSFETs, IEEE Electron Device Lett. 13, 44-46 (1992).
99. K. S. Krisch, J. D. Bude and L.Manchandra, Gate capacitance attenuation inMOS devices with thin gate dielectrics, IEEE Electron Device Lett. 17, 521-524 (1996).
100. S.-H. Lo, D.A. Buchanan and Y. Taur, Modeling and characterization of quantization, polysilicon depletion, and direct tunneling effects in MOSFETs with ultrathin oxides, IBM J. Res. & Dev. 43, 327-337 (1999).
101. D. K. Ferry and J. Bird, Electronic materials and devices, Academic Press (2001).
102. Y. Tsividis, Operation and modeling of the MOS transistor, WCB/ McGraw-Hill, Boston (1999).
103. S. R. Hofstein and G. Warfield, Carrier mobility and current saturation in MOS transistors, IEEE Trans. Electron Devices 12, 129-138 (1965).
104. A. Grebene and S. K. Ghandi, General theory for pinched operation of the junction-gate FET, Solid-State Electron. 12, 573-589 (1969).
105. R. A. Pucel, H. A. Haus and H. Statz, Signal and noise properties of gallium arsenidemicrowave field-effect transistors, Advan. Electr. Electron Phys. 38, 195-265 (1975).
106. D. M. Caughey and R. E. Thomas, Carrier mobilities in silicon empirically related to doping and field, Proc. IEEE 52, 2192-2193 (1967).
107. W. R. Thurber, R. L.Mattis and Y.M. Liu, Resistivity-dopant density relationship for phosphorus-doped silicon, J. Electrochem. Soc. 127, 1807-1812 (1980).
108. D. A. Antoniadis, A. G. Gonzales and R. W. Dutton, Boron in near intrinsic <100> and <111> silicon under inert and oxidizing ambients - diffusion and segregation, J. Electrochem. Soc. 125, 813-819 (1978).
109. S. Takagi,M. Iwase and A. Toriumi, On the universality of inversionlayer mobility in n- and p-channel MOSFETs, Tech. Dig. IEDM, 398-401 (1988).
110. M. Lundstrom, Elementary scattering theory of the Si MOSFET, IEEE Electron Device Lett. 18, 361-363 (1997).
111. M. S. Lundstrom, On the mobility versus drain current relation for a nanoscale MOSFET, IEEE Electron Device Lett. 22, 293-295 (2001).
112. M. Lundstrom and Z. Ren, Essential physics of carrier transport in nanoscale MOSFETs, IEEE Trans. Electron Devices 49, 133-141 (2002).
113. A. Rahman and M. S. Lundstrom, A compact scattering model for the nanoscale double-gate MOSFET, IEEE Trans. Electron Devices 49, 481-489 (2002).
114. F. Assad, Z. Ren et al., Performance limits of silicon MOSFETs, Tech. Dig. IEDM, 547-550 (1999).
115. K. Natori, Ballisticmetal-oxide-semiconductor field effect transistor, J. Appl. Phys. 76, 4879-4890 (1994).
116. P. J. Price, Monte Carlo calculation of electron transport in solids, Semiconductors and Semimetals 14, 249-334 (1979).
117. M. Lundstrom, Device physics at the scaling limit: What matters?, Tech. Dig. IEDM, 789-792 (2003).
118. S. Eminente, D. Esseni et al., Enhanced ballisticity in nano-MOSFETs along the ITRS roadmap: A Monte Carlo study, Tech. Dig. IEDM, 609-612 (2004).
119. L. D. Yau, A simple theory to predict the threshold voltage of shortchannel IGFETs, Solid-State Electron. 17, 1059-1063 (1974).
120. J. D. Meindl, Low power microelectronics: Retrospect and prospect, Proc. IEEE 83, 619-635 (1995).
121. K. Banoo and M. S. Lundstrom, Electron transport in a model Si transistor, Solid-State Electron. 44, 1689-1695 (2000).
122. R. Granzner, V. M. Polyakov, F. Schwierz et al., On the suitability of DD and HD models for the simulation of nanometer double-gate MOSFETs, Physica E 19, 33-38 (2003).
123. R. Granzner, V. M. Polyakov, F. Schwierz et al., Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results, Microelectron. Eng. 83, 241-246, (2006).
124. F. M. Bufler, Y. Asahi et al., Monte Carlo simulation and measurement of nanoscale n-MOSFETs, IEEE Trans. Electron Devices 50, 418- 424 (2003).
125. V. Sverdlov,H. Kosina and S. Selberherr, Modeling current transport in ultra-scaled field-effect transistors, Microelectron. Reliab. 47, 11-19 (2007).
126. D. J. Frank, Y. Taur and H.-S. Wong, Generalized scale length for two-dimensional effects in MOSFETs, IEEE Electron Device Lett. 19, 385-387 (1998).
127. J. Wang, P. M. Solomon and M. Lundstrom, A general approach for the performance assessment of nanoscale silicon FETs, IEEE Trans. Electron Devices 51, 1366-1370 (2004).
128. R. H. Dennard, F. H. Gaensslen et al., Design of micron MOS switching devices, presented at IEDM(1972). Note that at that time IEDM published only the paper abstract.
129. R. H. Dennard, F. H. Gaensslen et al., Design of ion-implanted MOSFETs with very small physical dimensions, IEEE J. Solid-State Circuits 5, 256-268 (1974).
130. D. L. Critchlow, MOSFET scaling - the driver of VLSI technology, Proc. IEEE 87, 659-667 1999.
131. The International Technology Roadmap for Semiconductors ITRS, 1999, 2001, 2003, 2005, 2007 Editions, Semiconductor Industry Association. See also at http://www.itrs.net/reports.html.
132. B. Davari, R. H. Dennard and G. G. Shahidi, CMOS scaling for high performance and low power - the next ten years, Proc. IEEE 83, 595-606 (1995).
133. M. Bohr, S. U. Ahmed et al., A high performance 0.35 μmlogic technology for 3.3 and 2.5V operation, Tech. Dig. IEDM, 273-276 (1994).
134. M. Bohr, MOS transistors: scaling and performance trends, Semicond. Int. 18, 75-80, (June 1995).
135. S. E. Thompson, R. S. Chau et al., In search of "forever", continued transistor scaling one new material at a time, IEEE Trans. Semicon. Manufact. 18, 26-36 (2005).
136. G. Baccarani, M. R. Wordeman and R. H. Dennard, Generalized scaling theory and its application to a 1 4 micrometer MOSFET design, IEEE Trans. Electron Dev. 31, 452-462, (1984).
137. H.-S. P. Wong, D. J. Frank et al., Nanoscale CMOS, Proc. IEEE 87, 537-570 (1999).
138. R. H. Dennard, J. Cai and A. Kumar, A perspective on today's scaling challenges and possible future directions, Solid-State Electron. 51, 518-525 (2007).
139. MASTAR user's guide, available at http://www.itrs. net/models.html.
140. C. Fenouillet-Berger, T. Skotnicki et al., Requirements for ultra-thinfilm devices and new materials for the CMOS roadmap, Solid-State Electron. 48, 961-967 (2004).
141. T. Skotnicki, Materials and device structures for sub-32 nm CMOS nodes, Microelectron. Eng. 84, 1845-1852 (2007).
142. T. Skotnicki, C. Fenouillet-Beranger et al., Innovative materials, devices, and CMOS technologies for low-power mobile multimedia, IEEE Trans. Electron Dev. 55, 96-130 (2008).
143. H. G. Dill, Insulated gate field-effect transistor (IGFET) with semiconducting gate electrode, U.S. patent 3 544 399, filed 26 Oct. 1966, issued 1 Dec. 1970
144. R. W. Bower, Field-effect device with insulated gate, U.S. patent 3 472 712, filed 27 Oct. 1966, issued 14 Oct. 1969.
145. F. Faggin and T. Klein, Silicon gate technology, Solid-State Electron. 13, 1125-1130 (1970).
146. R. B. Fair, History of some early developments in ion-implantation technology leading to silicon transistor manufacturing, Proc. IEEE 86, 111-137 (1998).
147. B. L. Crowder and S. Zirinsky, 1 μm MOSFET VLSI technology: Part VII -Metal silicide interconnection technology - A future perspective, IEEE Trans. Electron Dev. 26, 369-371 (1979).
148. S. Ogura, P. J. Tsang et al., Elimination of hot electron gate current by the lightly doped drain-source structure, Tech. Dig. IEDM, 651-654 (1981).
149. C. K. Lau, Y. C. See et al., Titanium disilicide self-aligned source/drain + gate technology, Tech. Dig. IEDM, 714-717 (1982).
150. S. S. Wong, C. G. Sodini et al., Low pressure nitrided-oxide as a thin gate dielectric forMOSFETs, J. Electrochem. Soc. 130, 1139-1144 (1983).
151. C. F. Codella and S. Ogura, Halo doping effects in submicron DI-LDD device design, Tech. Dig. IEDM, 230-233 (1985).
152. J. Y.-C. Sun, Y. Taur et al., 0.5μm-channel CMOS technology optimized for liquid-nitrogen-temperature operation, Tech. Dig. IEDM, 239-239 (1986).
153. S. J. Hillenius, R. Liu et al., A symmetric submicron CMOS technology, Tech. Dig. IEDM, 252-255 (1986).
154. R.-H. Yan, A. Ourmazd and K. F. Lee, Scaling the SiMOSFET: From bulk to SOI to bulk, IEEE Trans. Electron Dev. 39, 1704-1710 (1992).
155. D. J. Frank, S. E. Laux and M. V. Fischetti, Monte Carlo simulation of a 30 nm dual-gate MOSFET: How short can Si go?, Tech. Dig. IEDM, 553-556 (1992).
156. K. Suzuki, T. Tanaka et al., Scaling theory for double-gate SOI MOSFETs, IEEE Trans. Electron Dev. 40, 2326-2329 (1993).
157. J. P. Colinge,M. K. Gao et al., Silicon-on-insulator "gate-all-around" device, Tech. Dig. IEDM, 595-598 (1990).
158. D. Hisamoto, T. Kaga and E. Takeda, Impact of the vertical SOI "DELTA" structure on planar device technology, IEEE Trans. Electron Dev. 38, 1419-1424 (1991).
159. H.M.Manasevit andW. I. Simpson, Single-crystal silicon on a sapphire substrate, J. Appl. Phys. 35, 1349-1351 (1964).
160. C. S. Smith, Piezoresistance effects in germanium and silicon, Phys. Rev. 94, 42-45 (1954).
161. J. Welser, J. L. Hoyt and J. F. Gibbons, NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures, Tech. Dig. IEDM, 1000-1002 (1992).
162. J. Welser, J. L. Hoyt and J. F. Gibbons, Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors, IEEE Electron Device Lett. 15, 100-102 (1994).
163. J. Welser, J. L. Hoyt et al., Strain dependence of the performance enhancement in strained-Si n-MOSFETs, Tech. Dig. IEDM, 373-376 (1994).
164. S. H. Lo, D. A. Buchanan et al., Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thinoxide nMOSFETs, IEEE Electron Device Lett. 18, 209-211 (1997).
165. The National Technology Roadmap for Semiconductors NTRS, 1997 Edition, Semiconductor Industry Association
166. M. T. Bohr, R. S. Chau et al., The high-k solution, IEEE Spectrum 44, 29-35 (Oct. 2007).
167. K. Mistry, C. Allen et al., A 45nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry paterning, and 100% Pb-free packagin, Tech. Dig. IEDM, 247-250 (2007).
168. C. Y.Wong, J. Y.-C. Sun et al., Doping of n+ and p+ polysilicon in a dual-gate CMOS process, Tech. Dig. IEDM, 238-241 (1988).
169. Y. Taur, S. Wind et al., High performance 0.1 μm CMOS devices with 1.5 V power supply, Tech. Dig. IEDM, 127-130 (1993).
170. G. G. Shahidi, B. Davari et al., Indium channel implant for improved short-channel behavior of submicrometer NMOSFETs, IEEE Electron Device Lett. 14, 409-411 (1993).
171. Y. Taur and E. J. Nowak, CMOS devices below 0.1 μm: how high will performance go?, Tech. Dig. IEDM, 215-218 (1997).
172. Y. Taur, C. H. Wann and D. J. Frank, 25 nm design considerations, Tech. Dig. IEDM, 789-792 (1998).
173. J. D. Plummer and P. B. Griffin, Material and process limits in silicon VLSI technology, Proc. IEEE 89, 240-258, (2001).
174. F. Schwierz and J. J. Liou, Modern microwave transistors - theory, design, and performance, J. Wiley & Sons, Hoboken, New Jersey (2003).
175. J.Wang, Y. Kikuchi et al., A raised source/drain extension pFET on Si (110) realized by in-situ doped selective epitaxy technology, Dig. VLSI Technol. Symp., 191-192 (2006).
176. A. Dixit, K. G. Anil et al., Minimization of specific contact resistance in multiple gate NFETs by selective epitaxial growth of Si in the HDD regions, Solid-State Electron. 50, 587-593 (2006).
177. T. Imoto, Y. Tateshita and T. Kobayashi, Novel asymmetric raised source/drain extension MOSFET, Proc. SISPAD, 385-388 (2006).
178. H.-J. L. Gossmann, Junction formation and its device impact through the nodes: From single to coimplants, from beam line to plasma, fromsingle ions to clusters, and fromthermal annealing to laser thermal processing, J. Vac. Sci. Technol. B 26, 267-272 (2008).
179. K. Uejima, K. Yako et al., Pushing planar bulk CMOSFET scaling to its limits by ultimately shallow diffusion-less junction, Tech. Dig. IEDM, 151-154 (2007).
180. H.-S. P. Wong, Beyond the conventional transistor, IBM J. Res. & Dev. 46, 133-168 (2002).
181. M. L. Lee, E. A. Fitzgerald et al., Strained Si, SiGe, and Ge channels for high-mobilitymetal-oxide-semiconductor field-effecttransistors, J. Appl. Phys. 97, 011101, (2005).
182. W. Haensch, E. J. Nowak et al., Silicon CMOS devices beyond scaling, IBM J. Res. & Dev. 50, 339-361 (2006).
183. D. A. Antoniadis, I. Aberg et al., ContinuousMOSFET performance increase with device scaling: The role of strain and channel material innovations, IBMJ. Res. & Dev. 50, 363-376 (2006).
184. S. E. Thompson, G. Sun et al., Uniaxial-process-induced strained-Si: Extending the CMOS roadmap, IEEE Trans. Electron Dev. 53, 1010- 1020 (2006).
185. P. R. Chidambaram, C. Bowen et al., Fundamentals of silicon material properties for successful exploitation of strain engineering in modern CMOS manufacturing, IEEE Trans. Electron Dev. 53, 944-964 (2006).
186. K. Rim, J. Chu et al., Characteristics and device design of sub-100 nm strained Si n- and pMOSFETs, Dig. VLSI Technol. Symp., 98-99 (2002).
187. M. Rashed, W.-K. Shih et al., Monte Carlo simulation of electron transport in strained Si/Si1-xGex n-MOSFETs, Tech. Dig. IEDM, 765-768 (1995).
188. K. Rim, K. Chan et al., Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI)MOSFETs, Tech. Dig. IEDM, 49-52 (2003).
189. M. T. Currie, C. W. Leitz et al., Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates, J. Vac. Sci. Technol. B19, 2268-2279 (2001).
190. S. Takagi, T. Mizuno et al., Channel structure design, fabrication and carrier transport properties of strained-Si/SiGe-on-insulator (strained-SOI) MOSFETs, Tech. Dig. IEDM, 57-60 (2003).
191. H.Miyata, T. Yamada and D. K. Ferry Electron transport properties of a strained Si layer on a relaxed Si1-xGex substrate by Monte Carlo simulation, Appl. Phys. Lett. 62, 2661-2663 (1993).
192. Th. Vogelsang and K. R. Hofmann, Electron transport in strained Si layers on Si1-xGex substrates, Appl. Phys. Lett. 63, 186-188 (1993).
193. S. E. Thompson, M. Armstrong et al., A logic nanotechnology featruring strained-Silicon, IEEE Electron Device Lett. 25, 191-193 (2004).
194. S. Pidin, T. Mori et al., A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive Silicon nitride films, Tech. Dig. IEDM, 213-216 (2004).
195. K.-W. Ang, K.-J. Chui et al., Thin body Silicon-on-insulator n-MOSFET with Silicon-Carbon source/drain regions for performance enhancement, Tech. Dig. IEDM, paper 20.3 (2005).
196. V. Chan, R. Rengarajan et al., High speed 45nm gate length CMOSFETs integrated into a 90nm bulk technology incorporating strain engineering, Tech. Dig. IEDM, 77-80, (2003).
197. A. Steegen, I. De Wolf and K. Maex, Characterization of the local mechanical stress induced during the Ti and Co/Ti salicidation in sub-0.25 μm technologies, J. Appl. Phys. 86, 4290-4297 (1999).
198. M. Wiatr, Th. Freudel et al., Review on process-induced strain techniques for advanced logic technologies, Proc. 15th Int. Conf. Advanced Thermal Proc. Semicond., 19-29 (2007).
199. M. Wei, M. Wiatr et al., Multiple stress memorization in advanced SOI CMOS technologies, Dig. VLSI Technol. Symp., 216-217 (2007).
200. C. Ortolland, P. Morin et al., Stress memorization technique (SMT) optimization for 45nm CMOS, Dig. VLSI Technol. Symp., 9-10 (2006).
201. D. V. Singh, J. W. Sleight et al., Stress memorization in highperformance FDSOI devices with ultra-thin silicon channels and 25nm gate lengths, Tech. Dig. IEDM, paper 20.5 (2005).
202. F. Payet, F. Boeuf et al., Nonuniform mobility-enhancement techniques and their impact on device performance, IEEE Trans. Electron Dev. 55, 1050-1057 (2008).
203. K-W. Ang, K. J. Chui et al., Enhanced strain effects in 25-nm gatelength thin-body nMOSFETs with silicon-carbon source/drain and tensile-stress liner, IEEE Electron Device Lett. 28, 301-303 (2007).
204. K.-W. Ang, J. Lin et al., Strained n-MOSFET with embedded source/drain stressors and strain-transfer structure (STS) for enhanced transistor performance, IEEE Trans. Electron Dev. 55, 850- 857 (2008).
205. J. L.Hoyt,H.M.Nayfeh et al., Strained siliconMOSFET technology, Tech. Dig. IEDM, 23-26 (2002).
206. M. Horstmann, A. Wei et al., Integration and optimization of embedded-SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies, Tech. Dig. IEDM, paper 10.5 (2005).
207. J.-S. Goo, Q. Xiang et al., Scalability of strained-Si nMOSFETs down to 25 nm gate length, IEEE Electron Device Lett. 24, 351-353 (2003).
208. Q. Xiang, J.-S. Goo et al., Strained silicon nMOS with nickel-silicide metal gate, Dig. VLSI Technology Symp., 101-102 (2003).
209. K.-J. Chui, K.-W.Ang et al., Source/drain germaniumcondensation for p-channel strained ultra-thin body transistors, Tech. Dig. IEDM, paper 20.2 (2005).
210. R. Ranade, T. Ghani et al., High performance 35nm LGate CMOS transistors featuring NiSi metal gate (FUSI), uniaxial strained silicon channels and 1.2 nm gate oxide, Tech. Dig. IEDM, paper 10.1 (2005).
211. T. Irisawa, T. Numata et al., High performance multi-gate pMOSFETs using uniaxially-strained SGOI channels, Tech. Dig. IEDM, paper 30.1 (2005).
212. T.-Y. Liow, K.-M. Tan et al., Carrier transport characteristics of sub-30 nm strained n-channel FinFETs featuring silicon-carbon source/drain regions and methods for further performance enhancement, Tech. Dig. IEDM, paper 17.6 (2006).
213. T. Irisawa, T. Numata et al., Electron transport properties of ultrathin-body and tri-gate SOI nMOSFETs with biaxial and uniaxial strain, Tech. Dig. IEDM, paper 17.2 (2006).
214. M. Yang, V. W. C. Chan et al., Hybrid-orientation technology (HOT): Opportunities and challenges, IEEE Trans. Electron Dev. 53, 965-978 (2006).
215. M. Kinugawa, M. Kakumu et al., Effects of silicon surface orientation on submicron CMOS devices, Tech. Dig. IEDM, 581-584 (1985).
216. M. Fischetti, Z. Ren et al., Six-band k.p calculation of the holemobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness, J. Appl. Phys. 94, 1079-1095 (2003).
217. Y. Taur, D. A. Buchanan et al., CMOS scaling into the nanometer regime, Proc. IEEE 85, 486-504 (1997).
218. D. J. Frank, R. H. Dennard et al., Device scaling limits of Si MOSFETs and their application dependencies, Proc. IEEE 89, 259-288 (2001).
219. Y. Taur, Y.-J. Mie et al., CMOS scaling into the 21st century: 0.1μm and beyond, IBM J. Res. & Dev. 39, 245-260 (1995).
220. D. J. Frank and Y. Taur, Design considerations for CMOS near the limits of scaling, Solid-State Electron. 46, 315-320 (2002).
221. M. L. Green, E. P. Gusev et al., Ultrathin (4nm) SiO2 and Si-O-N gate dielectric layers for silicon microelectronics: Understanding the processing, structure, and physical and electrical limits, J. Appl. Phys. 90, 2057-2121 (2001).
222. G. D. Wilk, R. M. Wallace and J. M. Anthony, High-k gate dielectrics: Current status and material properties consideration, J. Appl. Phys. 89, 5243-5275 (2001).
223. C. M. Osburn, I. Kim et al., Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?, IBM J. Res. & Dev. 46, 299-315 (2002).
224. P. Broqvist and A. Pasquarello, Amorphous hafnium silicates: Structural, electronic and dielectric properties, Microelectron. Eng. 84, 2416-2419 (2007).
225. M. Filipescu, N. Scarisoreanu et al., Properties of zirconium silicate thin films prepared by laser ablation, Mat. Sci. Semicond. Processing 7, 209-214 (2004).
226. C. Hobbs, L. Fonesca et al., Fermi level pinning at the polySi/metal oxide interface, Dig. VLSI Technol. Symp., 9-10 (2003).
227. K. Shiraishi, K. Yamada et al., Physics in Fermi level pinning at the polySi/Hf-based high-k oxide interface, Dig. VLSI Technol. Symp., 108-109 (2004).
228. M. V. Fischetti, D. A. Neumayer and E. A. Cartier, Effective electron mobility in Si inversion layers in metal-oxide-semiconductor systems with a high-k insulator: The role of remote phonon scattering, J. Appl. Phys. 90, 4587-4608 (2001).
229. R. Chau, S. Datta et al., High-k/metal-gate stack and its MOSFET characteristics, IEEE Electron Device Lett. 25, 408-410 (2004).
230. W. P. Maszara, Z. Krivokapic et al., Transistors with dual work function
231. J. Kedzierski, E. Nowak et al., Metal-gate FinFET and fullydepleted SOI devices using total gate silicidation, Tech. Dig. IEDM, 247-250 (2002).
232. W. P. Maszara, Fully silicided metal gates for high-performance CMOS technology: A review, J. Electrochem. Soc. 152, G550-G555 (2005).
233. S.-C. Song, Z. Zhang et al., Highly manufacturable advanced gatestack technology for sub-45-nm self-aligned gate-first CMOSFETs, IEEE Trans. Electron Dev. 53, 979-989 (2006).
234. G. G. Shahidi, SOI technology for the GHz era, IBM J. Res. & Dev. 46, 121-131 (2002).
235. G. G. Shahidi, C. A. Anderson et al., A room temperature 0.1 μm CMOS on SOI, IEEE Trans. Electron Dev. 41, 2405-2412 (1994).
236. L. T. Su, J. B. Jacobs et al., Deep-submicrometer channel design in silicon-on-insulator (SOI) MOSFETs, IEEE Electron Device Lett. 15, 366-368 (1994).
237. Y.-K. Choi, K. Asano et al., Ultrathin-body SOI MOSFET for deepsub-tenth micron era, IEEE Electron Device Lett. 21, 254-255 (2000).
238. T. Ernst, C. Tinella et al., Finging fields in sub-0.1 μmfully depleted SOI MOSFETs: Optimization of the device architecture, Solid-State Electron. 46, 373-378 (2002).
239. V. P. Trivedi and J. G. Fossum, Scaling fully depleted SOI CMOS, IEEE Trans. Electron Dev. 50, 2095-2103 (2003).
240. W.-Y. Lu and Y. Taur, On the scaling limit of ultrathin SOI MOSFETs, IEEE Trans. Electron Dev. 53, 1137-1141 (2006).
241. T. Ernst, S. Cristoloveanu et al., Ultimately Thin Double-Gate SOI MOSFETs, IEEE Trans. Electron Dev. 50, 830-838 (2003).
242. K. Uchida, H.Watanabe et al., Experimental study on carrier transport mechanism in ultrathin-body n- and p-MOSFETs with SOI thickness less than 5 nm, Tech. Dig. IEDM, 47-50 (2002).
243. L. Gomez, I. Aberg and J. L. Hoyt, Electron transport in strainedsilicon directly on insulator ultrathin-body n-MOSFETs with body thickness ranging from 2 to 25 nm, IEEE Electron Device Lett. 28, 285-287 (2007).
244. I. Aberg and J. L. Hoyt, Hole transport in UTB MOSFETs in strained-Si directly on insulatorwith strained-Si thickness less than 5 nm, IEEE Electron Device Lett. 26, 661-663 (2005).
245. R. Granzner, F. Schwierz and V. M. Polyakov, An analytical model for the threshold voltage shift caused by two-dimensional quantum confinement in undoped multiple-gate MOSFETs, IEEE Trans. Electron Dev. 54, 2562-2565 (2007).
246. V. P. Trivedi and J. G. Fossum, Nanoscale FD/SOI CMOS: Thick or thin BOX?, IEEE Electron Device Lett. 26, 26-28 (2005).
247. T. Schulz, C. Pacha et al., Impact of technology parameters on device performance of UTB-SOI CMOS, Solid-State Electron. 48, 521-527 (2004).
248. Z. Krivokapic, W. P. Maszara and M.-R. Lin, Manufacturability of 20-nm ultrathin body fully depleted SOI devices with FUSI metal gates, IEEE Trans. Semicond. Manufact. 18, 5-12 (2005).
249. K. Samsudin, F. Adamu-Lema et al., Combined sources of intrinsic parameter fluctuations in sub-25 nm generation UTB-SOIMOSFETs: A statistical simulation study, Solid-State Electron. 51, 611-616 (2007).
250. F. Gamiz, J. B. Roldan et al., Electron mobility in extremely thin single-gate silicon-on-insulator inversion layers, J. Appl. Phys. 86, 6269-6275 (1999).
251. F. Gamiz, J. B. Roldan et al., Monte Carlo simulation of electron mobility in silicon-on-insulator structures, Solid-State Electron. 46, 1715-1721 (2002).
252. D. Esseni, M. Mastrapasqua et al., Low field mobility of ultrathin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs, Tech. Dig. IEDM, 671-674 (2000).
253. D. Esseni and E. Sangiorgi, Low field electron mobility in ultrathin SOI MOSFETs: Experimental characterization and theoretical investigation, Solid-State Electron. 48, 927-936 (2004).
254. K. Uchida, J. Koga and S. Takagi, Experimental study on carrier transport mechanisms in double- and single-gate ultrathin-body MOSFETs - Coulomb scattering, volume inversion, and dTSOIinduced scattering, Tech. Dig. IEDM, 805-808 (2003).
255. T. Mizuno, N. Sugiyama et al., Thin-film strained-SOI CMOS devices - physical mechanisms for reduction of carrier mobility, IEEE Trans. Electron Dev. 51, 1114-1121 (2004).
256. Y.-K. Choi, D. Ha et al., Ultra-thin body PMOSFETswith selectively deposited Ge source/drain, Dig. VLSI Technol. Symp., 19-20 (2001).
257. Z. Ren, S. Hegde et al., An experimental study on transport issues and electrostatics of ultrathin body SOI pMOSFETs, IEEE Electron Device Lett. 23, 609-611 (2002).
258. C. Fenouillet-Beranger, S. Denorme et al., Fully-depleted SOI technology using high-k and single-metal gate for 32nm node LSTP applications featuring 0.179μm2 6T-SRAM bitcell, Tech. Dig. IEDM, 267-270 (2007).
259. V. Barral, T. Poiroux et al., Strained FDSOI CMOS technology scalability down to 2.5nm film thickness and 18nm gate length with a TiN/HfO2 gate stack, Tech. Dig. IEDM, 61-64 (2007).
260. D. J. Frank, S. E. Laux and M. V. Fischetti, Monte Carlo simulation of a 30 nm dual-gate MOSFET: How short can Si go?, Tech. Dig. IEDM, 553-556 (1992).
261. C. Fiegna, H. Iwai et al., A new scaling methodology for the 0.1-0.025 μm MOSFET, Dig. VLSI Technol. Symp., 33-34 (1993).
262. L. Chang, Y.-K. Choi et al., Extremely scaled Silicon nano-CMOS devices, Proc. IEEE 91, 1860-1873 (2003).
263. G. Pei, J. Kedzierski et al., FinFET design considerations based on 3-d simulation and analytical modeling, IEEE Trans. Electron Dev. 49, 1411-1419 (2002).
264. H.-S. P. Wong, K. K. Chan et al., Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel, Tech. Dig. IEDM, 427-430 (1997).
265. K. W. Guarini, P. M. Solomon et al., Triple-self-aligned, planar double-gate MOSFETs: Devices and circuits, Tech. Dig. IEDM, 425-428 (2001).
266. J. Widiez, J. Lolovier et al., Experimental evaluation of gate architecture influence on DG SOI MOSFETs performance, IEEE Trans. Electron Dev. 52, 1772-1779 (2005).
267. Y.-K. Choi, T.-J. King and C. Hu, A spacer technology for nanoscale CMOS, IEEE Trans. Electron Dev. 49, 436-441 (2002).
268. H.-S. P. Wong, D. J. Frank and P. M. Solomon, Device design considerations for double-gate, ground-plane, and single-gated ultrathin SOI MOSFETs at the 25 nm channel length generation, Tech. Dig. IEDM, 407-410 (1998).
269. R. T. P. Lee, A. E.-J. Lim et al., N-channel FinFETs with 25-nm gate length and Schottky-barrier source and drain featuring Ytterbium silicide, IEEE Electron Device Lett. 28, 164-167 (2007).
270. N. Collaert, A. Dixit et al., A functional 41-stage ring oscillator using scaled FinFET Devices with 25-nm gate length and 10-nm fin width applicable for the 45-nm CMOS node, IEEE Electron Device Lett. 25, 568-570 (2004).
271. J.-W. Yang, P. M. Zeitzoff and H.-H. Tseng, Highly manufacturable double-gate FinFET with gate-source/drain underlap, IEEE Trans. Electron Dev. 54, 1464-1470 (2007).
272. V. Trivedi, J. G. Fossum and M. M. Chowdhury, Nanoscale Fin-FETs with gate-source/drain underlap, IEEE Trans. Electron Dev. 52, 56-62 (2005).
273. F. Gamiz, J. B. Roldan et al., Double gate silicon on insulator transistors. A Monte Carlo study, Solid-State Electron. 48, 937-945 (2004).
274. G. Tsutsui, M. Saitoh et al., Mobility enhancement due to volume inversion in (110)-oriented ultra-thin body double-gate nMOSFETs with body thickness less than 5 nm, Tech. Dig. IEDM, 729-732 (2005).
275. A. Burenkov and J. Lorenz, Corner effect in double and triple gate FinFETs, Proc. ESSDERC, 135-138 (2003).
276. M. Sẗadele, R. J. Luyken et al., A comprehensive study of corner effects in tri-gate transistors, Proc. ESSDERC, 165-168 (2004).
277. J. G. Fossum, J.-W.Wang and V. P. Trivedi, Suppression of corner effects in triple-gate MOSFETs, IEEE Electron Device Lett. 24, 745-747 (2003).
278. B. Doyle, B. Boyanov et al., Tri-gate fully-depleted CMOS transistors: Fabrication, design, and layout, Dig. VLSI Technology Symp., 133-134 (2003).
279. J.-W. Yang and J. G. Fossum, On the feasibility of nanoscale triplegate CMOS transistors, IEEE Trans. Electron Dev. 52, 1159-1164 (2005).
280. A. Dixit, K, G. Anil et al., Towards optimally shaped Fins in p-channel tri-gate FETs: Can the fin height be reduced further?, Proc. VLSI-TSA, 112-113 (2005).
281. J. Kavalieros, B. Doyle et al., Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering, Dig. VLSI Technol. Symp., 50-51, (2006).
282. J.-P. Colinge, A. J. Quinn et al., Low-temperature electron mobility in trigate SOI MOSFETs, IEEE Electron Device Lett. 27, 120-122 (2006).
283. J. Frei, C. Jones et al., Body effect in tri- and pi-gate SOI MOSFETs, IEEE Electron Device Lett. 25, 813-815 (2004).
284. J. P. Colinge, W. Xiong et al., Room-temperature low-dimensional effects in Pi-gate SOI MOSFETs, IEEE Electron Device Lett. 27, 775-777 (2006).
285. M. C. Lemme, C. Moormann et al., Triple-gate metal-oxidesemiconductor field effect transistors fabricated with interference lithography, Nanotechnology 15, S208-S210 (2004).
286. M. C. Lemme, T. Mollenhauer et al., Subthreshold behavior of triple-gate MOSFETs on SOI material, Solid-State Electron. 48, 529-534 (2004).
287. J.-T. Park and J.-P. Colinge, Multiple-gate SOI MOSFETs: Device design guidelines, IEEE Trans. Electron Dev. 49, 2222-2229 (2002).
288. H. Sakaki, Scattering suppression and high-mobility effect of sizequantized electrons in ultrafine semiconductorwire structures, Jpn. J. Appl. Phys. 19, L735-L738 (1980).
289. R. Kotlyar, B. Obradovic et al., Assessment of room-temperature phonon-limited mobility in gated silicon nanowires, Appl. Phys. Lett. 84, 5270-5272 (2004).
290. E. B. Ramayya, D. Vasileska et al., Electron mobility in silicon nanowires, IEEE Trans. Nanotechnol. 6, 113-117 (2007).
291. J. Wang, A. Rahman et al., Bandstructure and orientation effects in ballistic Si and Ge nanwire FETs, Tech. Dig. IEDM, 530-533 (2005).
292. J.Wang, A. Rahman et al., On the validity of the parabolic effectivemass approximation for the I-V calculation of silicon nanowire transistors, IEEE Trans. Electron Dev. 52, 1589-1595 (2005).
293. K. Nehari, N. Cavassilas et al., Influence of band structure on electron ballistic transport in silicon nanowire MOSFETs: An atomistic study, Solid-State Electron. 50, 716-721 (2006).
294. M. Nolan, S. O'Calaghan et al., Silicon nanowire bandgap modifications, Nano Lett. 7, 34-38 (2007).
295. F.-L. Yang, D. H. Lee et al., 5nm-gate nanowire FinFET, Dig. VLSI Technol. Symp., 196-197 (2004).
296. S. M. Koo, Q.Li et al., Enhanced channel modulation in dual-gated silicon nanowire transistors, Nano Lett. 5, 2519-2523 (2005).
297. N. Singh, F. Y. Lim et al., Ultra-narrow silicon nanowire gate-allaround CMOS devices: Impact of diameter, channel orientation and low temperature on device performance, Tech. Dig. IEDM, paper 20.4 (2006).
298. D. Park, 3 dimensional GAA transistors: Twin silicon nanowire MOSFET and multi-bridge-channel MOSFET, Proc. Int. SOI Conf., 131-134 (2006).
299. S.-D. Suk, H. Yeo et al., High-performance twin silicon nanowire MOSFET (TSNWFET) on bulk Si wafer, IEEE Trans. Nanotechnol. 7, 181-184 (2008).
300. S. C. Rustagi, N. Singh et al., CMOS inverter based on gateall-around silicon-nanowire MOSFETs fabricated using top-down approach, IEEE Electron Device Lett. 28, 1021-1024, (2007).
301. N. Singh, A. Agarwal et al., High-performance fully depleted silicon nanowire (diameter ≤ 5 nm) gate-all-around CMOS devices, IEEE Electron Device Lett. 27, 383-386 (2006).
302. S. Takagi, T. Irisawa et al., Carrier-transport-enhanced channel CMOS for improved power consumption and performance, IEEE Trans. Electron Dev. 55, 21-39 (2008).
303. K. D. Cantley, Y. Liu et al., Performance analysis of III-V materials in a double-gate nano-MOSFET, Tech. Dig. IEDM, 113-116 (2007).
304. S. E. Laux, A simulation study of the switching times of 22- and 17-nm gate-length SOI nFETs on high mobility substrates and Si, IEEE Trans. Electron Dev. 54, 2304-2320 (2007).
305. M. Fischetti, T. P. O'Regan et al., Theoretical study of some physical aspects of electronic transport in nMOSFETs at the 10-nm gatelength, IEEE Trans. Electron Dev. 54, 2116-2136 (2007).
306. K. C. Saraswat, C. O. Chui et al., High mobilitymaterials and novel device structures for high performance nanoscale MOSFETs, Tech. Dig. IEDM, paper 26.2 (2006).
307. A. Pethe, T. Krishnamohan et al., Investigation of the performance limits of III-V double-gate n-MOSFETs, Tech. Dig. IEDM, paper 26.3 (2005).
308. A. Rahman, G. Klimeck, and M. Lundstrom, Novel channel materials for ballistic nanoscale MOSFETs - bandstructure effects, Tech. Dig. IEDM, paper 26.2 (2005).
309. M. V. Fischetti and S. E. Laux, Monte Carlo simulation of transport in technologically significant semiconductors of the diamond and zinc-blende structures - Part II: Submicrometer MOSFETs, IEEE Trans. Electron Dev. 38, 650-660 (1991).
310. P. Zimmermann, G. Nicholas et al., High performance Ge pMOS devices using a Si-compatible process flow, Tech. Dig. IEDM, paper 26.1 (2006).
311. O.Weber, Y. Bogumilowicz et al., Strained Si and GeMOSFETswith high-k/metal gate stack for high mobility dual channel CMOS, Tech. Dig. IEDM, paper 6.3 (2005).
312. H. Shang, M. M. Frank et al., Germanium channel MOSFETs: Opportunities and challenges, IBMJ. Res.& Dev. 50, 377-386 (2006).
313. T. Skotnicki, J. A. Hutchby et al., The end of CMOS scaling, IEEE Circuits & Devices Magazine 21, 16-26 (Jan/Feb 2005).
314. S. K. Moore, 10 years of RF CMOS - But how many products today?, Dig. ISSCC, 104-105 (2001).
315. S. K. Moore, Cheap chips for next wireless frontier, IEEE Spectrum 43, 8-9 (June 2006).
316. B. Razavi, A 60-GHz CMOS receiver front-end, IEEE J. Solid-State Circuits 41, 17-22 (2006).
317. The International Technology Roadmap for Semiconductors ITRS, 2003, 2005, 2007 Edition, Semiconductor Industry Association. See also at http://www.itrs.net/reports.html.
318. J.M. Rollett, Stability and power-gain invariants of linear twoports, IRE Trans. Circuit Theory CT-9, 29-32 (1962).
319. S. J. Mason, Power gain in feedback amplifiers, IRE Trans. Circuit Theory CT-1, 20-25, (1954).
320. K. Onodera, M. Tokumitsu et al., Effects of neutral buried p-layer on high-frequency performance of GaAs MESFET's, IEEE Trans. Electron Dev. 38, 429-436 (1991).
321. J. Finol, J. C. Durec and D. K. Lovelace, Building blocks for digital wireless communications in sub-micron technologies: An overview, Proc. 2nd ICCDCS, 113-126 (1998).
322. J.-O. Plouchard, J. Kim et al., Scalability of SOI CMOS technology and circuits to millimeter wave performance, CSIC Dig., 121-124 (2005).
323. H. Q. Tserng, B. Kim et al., Millimeter-wave power transistors and circuits, Microwave J. 32, 125-135 (April 1989).
324. F. Ali, A. Gupta and A. Higgins, Advances in GaAs HBT power amplifiers for cellular phones and military applications, IEEE Microwave and Millimeter-Wave Monolithic Circuits Symp. Dig., 61-66 (1996).
325. J. L. B.Walker (ed.), High-Power GaAs FET Amplifiers, Artech House (1993).
326. S. C. Cripps, Advanced Techniques in RF and Microwave Power Amplifier Design, Artech House (2002).
327. F. Schwierz and J. J. Liou, Modern Microwave Transistors - Theory, Design, and Performance, J.Wiley & Sons, (2003).
328. M. Je, I. Kwon et al. MOSFET modeling and parameter extraction for RF ICs, in: M. J. Deen and T. A. Fjeldly (eds.), CMOS RF Modeling, Characterization and Applications, World Scientific (2002).
329. Y. Cheng, MOSFET modeling for RF IC Design, in: M. J. Deen and T. A. Fjeldly (eds.), CMOS RF Modeling, Characterization and Applications, World Scientific (2002).
330. P. J. Tasker and B. Hughes, Importance of source and drain resistance to themaximum fT ofmillimeter-waveMODFET's, IEEE Electron Device Lett. 10, 291-293 (1989).
331. V. Subramanian, B. Parvais et al., Planar bulk MOSFETs versus FinFETs: An analog/RF perspective, IEEE Trans. Electron Dev. 53, 3071-3079 (2006).
332. J.-P. Raskin, T. M. Chung et al., Analog/RF performance of multiple gate SOI devices: Wideband simulations and characterization, IEEE Trans. Electron Dev. 53, 1088-1095 (2006).
333. D. Lederer, V. Kilchytska et al., FinFET analogue characterization from dc to 110GHz, Solid-State Electron. 49, 1488-1496 (2005).
334. G. Crupi, D. Schreurs et al., Scalable and multibias high frequency modeling of multi-fin FETs, Solid-State Electron. 50, 1780-1786 (2006).
335. H. Fukui, Design of microwave GaAs MESFETs for broadband low-noise amplifiers, IEEE Trans. Microwave Theory Tech. 27, 643-650 (1979).
336. L. F. Tiemeijer, H. M. J. Boots et al., A record high 150GHz fmax realized at 0.18 μm gate length in an industrial RF-CMOS technology, Tech. Dig. IEDM, 223-226, (2001).
337. N. Wakita and N. Shigyo, Verification of overlap and fringing capacitance models for MOSFETs, Solid-State Electron. 44, 1105-1109 (2000).
338. K. Suzuki, Parasitic capacitance of submicrometerMOSFET's, IEEE Trans. Electron Dev. 46, 1895-1900 (1999).
339. A. Bansal, B. C. Paul and K. Roy, Modeling and optimization of fringe capacitance of nanoscale DGMOS Devices, IEEE Trans. Electron Dev. 52, 256-262 (2005).
340. Y. Taur, S. Wind et al., High performance 0.1 μm CMOS devices with 1.5V power supply, Tech. Dig. IEDM, 127-130 (1993).
341. H. S. Momose, E. Morifuji et al., Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS, IEEE Trans. Electron Dev. 48, 1165-1174 (2001).
342. J. J. Liou and F. Schwierz, RF MOSFET: Recent advances, current status and future trends, Solid-State Electron. 47, 1881-1895 (2003).
343. T. Hirose, Y. Momiyama et al., A 185GHz fmax SOI DTMOS with a new metallic overlay-gate for low-power RF applications, Tech. Dig. IEDM, 943-945 (2001).
344. S. Narashima, A. Ajmera et al., High performance sub-40nm CMOS devices on SOI for the 70nm technology node, Tech. Dig. IEDM, 625-628, (2001).
345. I. Post, M. Akbar et al., A 65nm CMOS SOC technology featuring strained silicon transistors for RF applications, Tech. Dig. IEDM, paper 17.7 (2006).
346. S. Lee, B. Jagannathan et al., Record RF performance of 45-nm SOI CMOS technology, Tech. Dig. IEDM, 255-258 (2007).
347. F. Schwierz, Microwave transistors: State of the art in the 1980s, 1990, and 2000s - A compilation of 1000 top references, Unpublished, TU Ilmenau (2008).
348. J. M. C. Stork, Balancing SoC design and technology challenges at 45nm, Dig. Symp. VLSI Technology, 1-2 (2006).
349. S. Lee, L. Wagner et al., Record performance of sub-46 nm Lgate NFETs in microprocessor SOI CMOS technologies, Tech. Dig. IEDM, paper 10.7, (2005).
350. K. Kuhn, R. Basco et al., A comparison of state-of-the-art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications, Dig. Symp. VLSI Technol, 224-225 (2004).
351. F. Schwierz and C. Schippel, Performance trends of Si-based RF transistors, Microelectron. Reliab. 47, 384-390 (2007).
352. F. Schwierz and J. J. Liou, RF transistors: Recent developments and roadmap toward terahertz applications, Solid-State Electron. 51, 1079-1091 (2007).
353. F. Schwierz, High-frequency device options for systems-on-chip, ECS Transactions 11, 445-460, Issue 6 (2007).
354. J. Scholvin, D. R. Greenberg and J. A. del Alamo, RF power potential of 90 nm CMOS: Device options, performance, and reliability, Tech. Dig. IEDM, 455-458 (2004).
355. J. Scholvin, D. R. Greenberg and J. A. del Alamo, Performance and limitations of 65 nm CMOS for integrated RF power applications, Tech. Dig. IEDM paper 15.3 (2005).
356. J. Scholvin, D. R. Greenberg and J. A. del Alamo, Fundamental power and frequency limits of deeply-scaled CMOS for RF power applications, Tech. Dig. IEDM, paper 8.4 (2006).
357. R. Yang, J. F. Li et al., A short-channel SOI RF power LDMOS technology with TiSi2 salicide on dual sidewalls with cutoff frequency fT ~ 19.3GHz, IEEE Electron Device Lett. 27, 917-919 (2006).
358. N. R. Mohapatra, H. Ruecker et al., A complementary RF-LDMOS architecture compatible with 0.13μm CMOS technology, Proc. ISPSD, 1-4 (2006).
359. J. G. Fiorenza and J. A. del Alamo, Experimental comparison of RF power LDMOSFETs on thin-film SOI and bulk Silicon, IEEE Trans. Electron Dev. 49, 687-692 (2002).
360. J. G. Fiorenza, D. A. Antoniadis and J. A. del Alamo, RF power LDMOSFET on SOI, IEEE Electron Device Lett. 22, 139-141, (2001).
361. J. G. Fiorenza and J. A. del Alamo, RF power performance of an LDMOSFET on high-resistivity SOI, IEEE Electron Device Lett. 26, 29-31 (2005).
362. S. Matsumoto, Y. Hiraoka and T. Sakai, A high-efficiency thinfilm SOI power MOSFET having a self-aligned offset gate structure for multi-gigahertz applications, IEEE Trans. Electron Dev. 48, 1270-1274 (2001).
363. T. Yan, Y. Z. Xiong et al., Cost-effective integrated RF power transistor in 0.18-μm CMOS technology, IEEE Electron Device Lett. 27, 856-858, (2006).
364. C.-C. Wei, H.-C. Chiu and W.-S. Feng, High-linearity performance of 0.13-μm CMOS devices using field-plate technology, IEEE Electron Device Lett. 27, 843-845, (2006).
365. J. Olsson, N. Rorsman et al., 1W/mm RF power density at 3.2GHz for a dual-layer RESURF LDMOS transistor, IEEE Electron Device Lett. 23, 206-208, (2002).
366. H. Brech,W. Brakensiek et al., Record efficiency and gain at 2.1GHz of high power RF transistors for cellular and 3G base stations, Tech. Dig. IEDM, paper 15.1, (2003).
367. G. Ma, Q. Chen et al., High frequency power LDMOS technologies for base station applications. Status, potential, and benchmarking, Tech. Dig. IEDM, paper 15.1, (2005).
368. F. van Rijs and S. J. C. H. Theeuwen, Efficiency improvement of LDMOS transistors for base stations: Towards the theoretical limit, Tech. Dig. IEDM, paper 8.1, (2006).
369. K. Higuchi,M. Kudo et al., First high performance InAlAs/InGaAs HEMTs on GaAs exceeding that on InP, Tech. Dig. IEDM, 891-894, (1994).
370. C. S. Whelan, P. F. Marsh et al., GaAs metamorphic HEMT (MHEMT): An attractive alternative to InP HEMTs for high performance low noise and power applications, Proc. IPRM, 337-340 (2000).
371. R. Lai, X. B. Mei et al., Sub 50 nm HEMT device with fmax greater than 1 THz, Tech. Dig. IEDM, 609-611 (2007).
372. L. D. Nguyen, P. J. Tasker et al., Characterization of ultra-highspeed pseudomorphic AlGaAs/InGaAs (on GaAs) MODFETs, IEEE Trans. Electron Dev. 36, 2243-2248 (1989).
373. K. L. Tan, R. M. Dia et al., 94-GHz 0.1-μm T-gate low-noise pseudomorphic InGaAs HEMTs, IEEE Electron Device Lett. 11, 585-587, (1990).
374. A. N. Lepore, H. M. Levy et al., 0.1μm gate length MODFETs with unity current gain cutoff frequency above 110GHz, Electron. Lett. 24, 364-366 (1988).
375. I. Hanyu, S. Asai et al., Super low-noise HEMTs with a T-Shaped WSix gate, Electron. Lett. 24, 1327-1328 (1988).
376. K. Elgaid, H. McLelland et al., 50-nm T-gate metamorphic GaAs HEMTs with fT of 440GHz and noise figure of 0.7 dB at 26GHz, IEEE Electron Device Lett. 26, 784-786 (2005).
377. S. C. Kim, D. An et al., High-performance 94-GHz single balanced mixer using 70-nm MHEMTs and surface micromachined technology, IEEE Electron Device Lett. 27, 28-30, (2006).
378. S.-J. Yeon,M. Park et al., 610GHz InAlAs/In0.75GaAsmetamorphic HEMTs with an ultra-short 15-nm-gate, Tech. Dig. IEDM, 613-616, (2007).
379. Y. Yamashita, A. Endoh et al., Pseudomorphic In0.52Al0.48As/ In0.7Ga0.3As HEMTs with an ultrahigh fT of 562GHz, IEEE Electron Device Lett. 23, 573-575, (2002).
380. P. M. Smith, S.-M. J. Liu et al., W-band high efficiency InP-based power HEMT with 600GHz fmax, IEEE Microwave Guided Wave Lett. 5, 230-232, (1995).
381. K. Shinohara, W. Ha et al., Extremely high gm > 2.2 S/mm and fT > 550GHz in 30-nm enhancement-mode InP-HEMTs with Pt/Mo/Ti/Pt/Au buried gate, Proc. IPRM, 18-21, (2007).
382. D. Yu, K. Choi et al., Ultra high-speed 0.25-μm emitter InP-InGaAs SHBTs with fmax of 687GHz, Tech. Dig. IEDM, 557-560 (2004).
383. Z. Griffith, M. Dahlström et al., InGaAs-InP DHBTs for increased digital IC bandwidth having a 391-GHz fT and 505-GHz fmax, IEEE Electron Device Lett. 26, 11-13, (2005).
384. Z. Griffith,M. J.W. Rodwell et al., InGaAs/InP DHBTswith 120-nm collector having simultaneously high fT, fmax ≥ 450GHz, IEEE Electron Device Lett. 26, 527-529 (2005).
385. o C, Tech. Dig. IEDM paper 22.1, (2006).
386. B. Jagannathan, M. Meghelli et al., 3.9 ps SiGe HBT ECL ring oscillator and transistor design for minimum gate delay, IEEE Electron Device Lett. 24, 324-326 (2003).
387. M. Khater, J.-S. Rieh et al., SiGe HBT technology with fmax/ fT = 350/300 GHz and gate delay below 3.3 ps, Tech. Dig. IEDM, 247-250 (2004).
388. J. Böck, H. Schäfer et al., 3.3 ps SiGe bipolar technology, Tech. Dig. IEDM, 255-258 (2004).
389. T. Oka, K. Hirata et al., InGaP/GaAs HBTs with high-speed and low-current operation fabricated using WSi/Ti as the base electrode and burying SiO2 in the extrinsic emitter, Tech. Dig. IEDM, 739-742 (1997).
390. T. Oka, K. Hirata et al., Advanced performance of small-scaled In-GaP/GaAs HBTs with fT over 150GHz and fmax over 250GHz, Tech. Dig. IEDM, 653-656 (1998).
391. Y.-F. Wu, M. Moore et al., 40-W/mm double field-plated GaN HEMTs, Proc. Dev. Res. Conf., 151-152 (2006).
392. Y.-F.Wu, A. Saxler et al., 30-W/mm GaN HEMTs by field plate optimization, IEEE Electron Device Lett. 25, 117-119 (2004).
393. T. Palacios, A. Chakraborty et al., High-power AlGaN/GaN HEMTs for Ka-band applications, IEEE ElectronDevice Lett. 26, 781- 783 (2005).
394. M. Micowic, A. Kurdoghlian et al., GaN HFET for W-band power applications, Tech. Dig. IEDM, paper 15.6 (2006).
395. T. Mimura, S. Hiyamizu et al, A new field-effect transistor with selectively doped GaAs/n-AlxGa1-xAs heterojunctions, Jpn. J. Appl. Phys. 19, L225-L227 (1980).
396. R. Rhodin, Reverse modeling of E/D logic submicrometer MODFETs and prediction of maximum extrinsic MODFET current gain cutoff frequency, IEEE Trans. Electron Dev. 37, 920-934, (1990).
397. C. R. Bolognesi, InAs Channel HFETs: Current status and future trends, Proc. ISSSE, 56-61, (1998).
398. M. Lundstrom, Elementary scattering theory of the Si MOSFET, IEEE Electron Device Lett., 18, 361-363 (1997).
399. Y. C. Chou,M. D. Lange et al., 0.1 μmIn0.2 Al0.8Sb-InAs HEMT lownoise amplifier for ultralow-power applications Tech. Dig. IEDM, 617-620 (2007).
400. S. Datta, T. Ashley et al., 85nm gate length enhancement and depletionmode InSb quantum well transistors for ultra high speed and very low power digital logic applications, Tech. Dig. IEDM, paper 32.1, (2005).
401. M. V. Fischetti and S. E. Laux, Monte Carlo simulation of transport in technologically significant semiconductors of the diamond and zinc-blende structures - Part II: Submicrometer MOSFETs, IEEE Trans. Electon Dev. 38, 650-660 (1991).
402. D. J. Frank, Y. Taur and H.-S. Wong, Generalized scale length for two-dimensional effects in MOSFETs, IEEE Electron Device Lett. 19, 385-387 (1998).
403. M. Passlack, Indium phosphide MOS circuits: The ultimate speed frontier, Private communication.
404. H. Iwai, K. Kakushima and H. Wong, Challenges for future semiconductor manufacturing, Int. J. High-Speed Electron. Syst. 16, 43-81 (2006).
405. H. Wong and H. Iwai, The road to miniaturization, Phys. World 18, 40-44 (Sept. 2005).
406. H.Wong and H. Iwai, On the scaling issues and high-k replacement of ultrathin gate dielectrics for nanoscaleMOS transistors,Microelectron. Eng. 83, 1867-1904 (2006).
407. S. M. Sze (ed.), VLSI Technology, 2nd Edition,McGraw-Hill (1988).
408. C. Y. Chang and S.M. Sze (eds.),ULSI Technology,McGraw-Hill 1996.
409. J. D. Plummer, M. D. Deal and P. B. Griffin, Silicon VLSI Technology: Fundamentals, Practice, and Modeling, Prentice-Hall 2000.
410. S.Wolf, Microchip Manufacturing, Lattice 2003.
411. S.Wolf, Silicon Processing for the VLSI Era: Vol. 4 Deep-Submicron Process Technology, Lattice 2002.
412. S. Wolf and R. N. Tauber, Silicon Processing for the VLSI Era: Vol. 1 Process Technology 2nd Ed., Lattice 2000.
413. S. Okazaki, Current issues and future prospects of lithography, Int. J. High-Speed Electron. Syst. 16, 375-387 (2006).
414. S.Woa, Y. Shill and K. Shiraishi, Exposure tool for immersion lithography, Advanced Semiconductor Manufacturing Conference and Workshop, 53-57 (2005).
415. K. Ronse, Optical lithography - a historical perspective, C. R. Physique 7, 844-857 (2006).
416. M. Switkes and M. Rothchild, Immersion lithography at 157 nm, J. Vac. Sci. Technol. B19, 2353-2356 (2001).
417. S. Owa, H. Nagasaka et al., Nikon immersion tool development Int. Symp. Immersion and 157 nm Lithography 2004, see also at http://sematech.org/meetings/archives/litho/immersion/ 20040128/Day 1 presentations/1-16 Owa Nikon.pdf.
418. B. J. Lin, Optical lithography- present and future challenges, C. R. Physique 7, 858-874 (2006).
419. K. Kemp and S. Wurm, EUV lithography, C. R. Physique 7, 875-886, 2006.
420. H. C. Pfeifer, Variable spot shaping for electron-beamlithography, J. Vac. Sci. Technol. 15, 887-890, 1978
421. E. Goto, T. Soma andM. Idesawa, Design of a variable-aperture projection and scanning systemfor electron beam, J. Vac. Sci. Technol. 15, 883-886, 1978.
422. Y. Nakayama, S. Okazaki et al., Electron-beam cell projection lithography: A new high-throughput electron-beam direct-writing technology using a specially tailored Si aperture, J. Vac. Sci. Technol. B8, 1836-1840, 1990.
423. S. Y. Chou, P. R. Krauss and P. J. Renstrom, Nanoimprint lithography, J. Vac. Sci. Technol. B14, 4129-4133, 1996.
424. D. J. Resnick, W. J. Dauksher et al., Imprint lithography for integrated circuit fabrication, J. Vac. Sci. Technol. B21, 2624-2631, 2003.
425. M. Colburn, S. Johnson et al., Step and flash imprint lithography: A new approach to high-resolution patterning, Proc. SPIE 3676, 379-389 (1999).
426. B. Chapman, Glow Discharge Processes: Sputtering and Plasma Etching, J.Wiley (1980).
427. M. Armacost, P. D. Hoh et al. Plasma-etching processes for ULSI semiconductor circuits, IBM J. Res. & Dev. 43, 39-72 (1999).
428. M. A. Lieberman and R. A. Gottscho, Design of high density plasma sources for materials processing, in: M. Francombe and J. Vossen (eds.), Physics of Thin Films, Academic Press (1993).
429. J. E. Mahan, Physical Vapor Deposition of Thin Films, J.Wiley (1999).
430. T. Suntola and J. Antson, A method for producing compound thin films, U.S. Patent 4,058,430, filed 1975.
431. D. Volger and P. Doe, ALD special report: Where's the metal? Solid State Technol. 46, 35 (Jan. 2003).
432. A. E. Braun, ALD break materials conformality barriers, Semicond. Int. 24, 52-58 (Oct. 2001).
433. D. Misra, H. Iwai and H. Wong, High-k gate dielectrics, Interface 14, 30-34 (Iss. 2 2005).
434. S. N. Hong, G. A. Ruggles et al., Material and electrical properties of ultra-shallow p+n junction formed by low-energy ion implantation and rapid thermal annealing, IEEE Trans. Electron Dev. 38, 476-486 (1991).
435. Q. Wang, C. M. Osburn, and C. A. Canovai, Ultra-shallow junction formation using silicide as diffusion source and lowthermal budget, IEEE Trans Electron Dev. 39, 2486-2496 (1992).
436. N.W. Cheung, Plasma immersion ion implantation for semiconductor processing,Mater. Chem. Phys. 46, 132-139 (1996).
437. B. L. Yang, E. C. Jones et al., N+P ultra-shallow junction on silicon by immersion ion implantation, Microelectron. Reliab. 38, 1489-1494, (1998).
438. B. L. Yang, N. W. Cheung et al., Ultra-shallow n+p junction formed by PH3 and AsH3 plasma immersion ion implantation, Microelectron. Reliab. 42, 1985-1989 (2002).
439. M. C. Poon, M. Wong et al., Thermal stability of cobalt and nickel silicides,Microelectron. Reliab. 38, 1495-1498 (1998).
440. The International Technology Roadmap for Semiconductors ITRS, 1999, 2001, 2003, 2005, 2007 Edition, Semiconductor Industry Association. See also at http://www.itrs.net/reports.html.
441. H. Wong, Recent developments in silicon optoelectronic devices, Microelectron. Reliab. 42, 317-326 (2002).
442. H. S. Wong, Beyond the conventional transistor, IBM J. Res. & Dev. 46, 133-168 (2002).
443. J. Wang and M. Lundstrom, Does source-to-drain tunneling limit the ultimate scaling of MOSFETs?, Tech. Dig. IEDM, 707-710 (2002).
444. H. Kawaura and T. Baba, Direct tunneling from source to drain in nanometer-scale silicon transistors, Jpn. J. Appl. Phys. 42, 351-357 (2003).
445. M. Bescond, J. L.Autran et al., Atomic-scalemodeling of double-gate MOSFETs using a tight-binding Green's function formalism, Solid-State Electron. 48, 567-574 (2004).
446. H. Kawaura, The scaling limit of MOSFETs due to direct sourcedrain tunneling, in: S. Oda and D. Ferry (eds.), Silicon nanoelectronics, Taylor & Francis, (2006).
447. H.-S. Wong and Y. Taur, Three-dimensional "atomistic" simulation of discrete random distribution effects in sub-0.1μm MOSFET's, Tech. Dig. IEDM, 705-708 (1993).
448. A. Asenov, Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFETs: A 3-D atomistic study, IEEE Trans. Electron Dev. 45 2505-2513 (1998).
449. D. J. Frank, Power-constraint CMOS scaling limits, IBM J. Res. & Dev., 46, 235-244 (2002).
450. A. Martinez, J. R. Barker et al., The impact of random dopant aggregation in source and drain on the performance of ballistic DG nano-MOSFETs: A NEGF study, IEEE Trans. Nanotechnol. 6, 438-445 (2007).
451. A. Asenov, S. Kaya and A. R. Brown, Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness, IEEE Trans. Electron Dev. 50, 1254-1260 (2003).
452. A. Asenov, S. Kaya and J. H. Davies, Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness fluctuations, IEEE Trans. Electron Dev. 49, 112-119 (2002).
453. G. Roy, A. R. Brown et al., Simulation study of individual and combined sources of intrinsic parameter fluctuations in conventional nano-MOSFETs, IEEE Trans. Electron Dev. 53, 3063-3070 (2006).
454. S. Borkar, Design challenges of technology scaling, IEEE Micro. 19, 23-29, (July-Aug. 1999).
455. R. Ronen, A. Mendelson et al., Coming challenges in microarchitecture and architecture, Proc. IEEE 89, 325-340 (2001).
456. P. Gelsinger, Microprocessors for the new millenium: Challenges, opportunities, and new frontiers, Dig. ISSCC, paper 1.3 (2001).
457. D. J. Frank, Power-constrained device and technology design for the end of scaling, Tech. Dig. IEDM, 643-645 (2002).
458. M. T. Bohr, Interconnect scaling - the real limiter to high performance ULSI, Solid State Technol. 39, 105-111 (Sept.1996).
459. J. A. Davis, R. Venkatesan et al., Interconnect limits on gigascale integration (GSI) in the 21st century, Proc. IEEE 89, 305-324 (2001).
460. J. D. Meindl, J. A. Davis et al., Interconnect opportunities for gigascale integration, IBM J. Res. & Dev. 46, 245-263 (2002).
461. The International Technology Roadmap for Semiconductors ITRS, 1999-2007 Editions, Semiconductor Industry Association. See also at http://www.itrs.net/reports.html.
462. The National Technology Roadmap for Semiconductors NTRS, 1997 Edition, Semiconductor Industry Association
463. D. J. Paul, B. Coonan et al., Silicon quantum integrated circuits, in: S. Luryi, J. Xu and A. Zaslavsky (eds.), Future Trends inMicroelectronics, J. Wiley & Sons (1999).
464. K. K. Likharev, Single-electron devices and their applications, Proc. IEEE 87, 606-632 (1999).
465. K. Brock, K. Track and M. Rowell, Superconducting ICs: The 100 GHz second generation, IEEE Spectrum 37, 40-46 (December 2000).
466. M. Dorojevets, FLUX-1: Designing the first generation of 20-GHz superconductor RSFQ microprocessors in 1.75-μm technology, in: S. Luryi, J. Xu and A. Zaslavsky (eds.), Future Trends in Microelectronics - The Nano Millenium, J.Wiley & Sons (2002).
467. C. S. Lent and P. D. Tougaw, Dynamics of quantum cellular automata, J. Appl. Phys. 80, 4722-4736 (1996).
468. R. P. Cowburn and M. E. Welland, Room temperature magnetic quantum cellular automata, Science 287, 1466-1468 (2000).
469. P.Avouris, Z. Chen and V. Perebeinos, Carbon-based electronics,Nature Nanotechnology 2, 605-615 (2007).
470. J. Appenzeller, Carbon nanotubes for high-performance electronics, Proc. IEEE 96, 201-211 (2008).
471. M. A. Reed, Molecular-scale electronics, Proc. IEEE 87, 652-658 (1999).
472. S. T. Pantelides, M. Di Ventra et al., Molecular electronics by the numbers, IEEE Trans. Nanotechnol. 1, 86-90 (2002).
473. F.-L. Yang, D. H. Lee et al., 5nm-gate nanowire FinFET, Dig. VLSI Technol. Symp. 196-197 (2004).
474. S. C. Rustagi, N. Singh et al., CMOS inverter based on gate-allaround silicon-nanowire MOSFETs fabricated using top-down approach, IEEE Electron Device Lett. 28, 1021-1024 (2007).
475. X.Li, X. Zhang et al., Chemically derived, ultrasmooth graphene nanoribbon semicounductors, Science 319, 1229-1232 (2008).
476. R. J. W. Hill, D. A. J. Moran et al., Enhancement-mode GaAs MOSFETs with an In0.3Ga0.7As channel, a mobility of over 5000 cm2/V and transconductance of over 475 μS/μm, IEEE Electron Device Lett. 28, 1080-1082 (2007).
477. P. Zimmermann, G. Nicholas et al., High performance Ge pMOS devices using a Si-compatible process flow, Tech. Dig. IEDM, paper 26.1 (2006).
478. H. B. Akkerman, P. W. M. Bloom et al., Towards molecular electronics with large-areamolecular junctions, Nature 441, 69-72 (2006).
479. S. J. Pearton, C. R. Abernathy et al., Wide band gap ferromagnetic semiconductors and oxides, J. Appl. Phys. 93, 1-13 (2003).
480. D. A. Allwood, D. Xiong et al., Magnetic domain-wall logic, Science 309, 1688-1692 (2005).
481. M. E. Flatte, Spintronics, IEEE Trans. Electron Dev. 54, 907-920 (2007).
482. Special Issue on Spintronics, IEEE Trans. Electron Dev. 54, (May 2007).
483. C. Shen, J.-J. Lin et al., On the performance limit of impact-ionization transistors, Tech. Dig. IEDM, 117-120 (2007).
484. K. Gopalakrishnan, P. B. Griffin et al., Impact ionization MOS (I-MOS) - Part I: Device and circuit simulations, IEEE Trans. Electron Dev. 52, 69-76 (2005).
485. K. Gopalakrishnan, R. Woo et al., Impact ionization MOS (I-MOS) - Part II: Experimental results, IEEE Trans. Electron Dev. 52, 77-84 (2005).
486. K. Akarvardar, D. Elata et al., Design considerations for complementary nanoelectromechanical logic gates, Tech. Dig. IEDM, 299-302 (2007).
487. C. Y. Tsai, W. T. Kuo et al., Design and fabrication of MEMS logic gates, J. Micromech. Microeng. 18, paper 045001 (2008).
488. http://www.itrs.net/Links/2007Winter/2007 Winter Presentations/ 06 ERD 2007 JP.pdf.
489. D. A.Muller, A sound barrier for silicon? NatureMaterials 4, 645-647 (2005).
490. R. F. Pierret, Semiconductor Fundamentals, Addsion-Wesley (1988).
491. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press (1998).
492. F. Schwierz and J. J. Liou, Modern Microwave Transistors, J. Wiley & Sons (2003).