Coming challenges in microarchitecuture and architecture architecture

Proceedings of the IEEE

Volumn 89, Issue 3, 2001, Pages 325-339

  Ronen, Ronny ^a,b   Mendelson, Avi ^a   Lai, Konrad ^a   Shih Lien, L U ^b   Pollack, Fred ^a   John, P ^a  

^a INTEL CORPORATION   (Israel)

^b INTEL CORPORATION   (United States)

Author keywords

Design tradeoffs; Microarchitecture; Microarchitecture trends; Microprocessor; Performance improvements; Power issues; Technology scaling

Indexed keywords

EID: 0012561327     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.915377     Document Type: Article

References (69)

1. SPEC, Standard Performance Evaluation Corporation. [Online]. Available: http://www.spec.org/ [2] BAFCo. SYSmark® for Windows NT ver. 4.O. [Online]. Available: http://www.bapco.com/nt4-0.htm
2. S. Yang et til, "A high performance 180nm generation logic technology," in Proc. JEDM, Dec. 1998, pp. 197-200.
3. S. Borkar, "Design challenges of technology scaling," IEEE Micro, vol. 19, pp. 23-29, July-Aug. 1999.
4. [51 Y. N. Pall, S. J. Patcl, M. Evers, D. H. Friendly, and J. Stark, "One billion transistors, one uniprocessor, one chip," IEEE Computer, vol. 30, pp. 51-57, Sept. 1997.
5. D. B. Papworth, "Tuning the Pentium Pro microarchitecture," IEEE Micro, vol. 16, pp. 8-15, Apr. 1996.
6. M. Flynn, P. Hung, and K. W. Ruiid, "Deep-submicron microprocessor design issues." IEEE Micro, vol. 19, pp. 11-22, Julj-Aug. 1999.
7. A. J. Smith, "Cache memories," Computing Surveys, vol. 14, no. 3, pp. 473-530, Sept. 1982.
8. S. A. Przybylski, Cache and Memory Hierarchy Design: A Performance-Directed Approach, San Mateo, CA: Morgan Kaufmann, 1990.
9. T.-Y. Yeh and Y. N. Patt, "Branch history table indexing to prevent pipeline bubbles in wide-issue superscalar processors," in Proc. 26th Anna. int. Symp. Microarchitecture, Dec. I993, pp. 164-175.
10. S. McFarling, "Combining branch predictors," Compaq/Western Research Laboratories, Tech. Note TN-36, June 1993.
11. S. Palacharla, N. P. Jouppi, and J. E. Smith, "Complexity-effective superscalar processors," in Proc. 24th. Int. Symp. Computer Architecture, June 1997, pp. 1-13.
12. L. Owennap, "Speed kills? Not for RISC processors," Microprocessor Rep., vol. 7, Mar. 8, 1993.
13. "Brainiacs, speed demons, and farewell," Microprocessor Rep., vol. 13, Dec. 27, 1999.
14. [15 ] P. E. Gronowski et ai, "High-performance microprocessor design," IEEEJ. Soliâ-State Circuits, vol. 33, pp. 676-686, May 1998.
15. J. A. Fisher, "Very long instruction word architectures and ELI-512," in Proc. I Oth Symp. Computer Architecture,June 1983, pp. 140-150.
16. M. S. Schlansker and B. R. Rau, "EPIC: Explicitly parallel instruction computing," Computer, vol. 33, no. 2, pp. 37-45, Feb. 2000.
17. A. Saini, "Design of the Intel Pentium processor," in Proc. ICCD, Oct. 1993, pp. 258-261.
18. [191 B- Shriver and B. Smith, The Anatomy of a High-Performance Microprocessor-A Sysîeni Perspective. Los Alamitos. CA: IEEE Compui. Soc. Press, 1998.
19. J. E. Thornton, "Parallel operation in ihc control data 6600," in Proc. AF1PS Full Joint Computer GOT/, fan II, vol. 26, 1964, pp. 33-40.
20. R. M. Tomasulo, ''An efficient algorithm fur exploiting multiple arithmetic units," IBM J. Res. Dev., vol. 11, pp. 25-33, Jan. 1967.
21. D. W. Wall, "Limits of instruction-level parallelism," Western Research Laboratory, Digital Equipment, Corp., Res. Rep. 93/6, 1993.
22. [23, VI, Bekennan, A. MenUelson, and G. Sheaffer, "Performance and hardware complexity tradeoffs in designing multithreaded architectures," in Pivc. Parallel Architectures anil Compilation 'techniques (PACT), Oct. 1996, pp. 24-34.
23. S. Fischer ei ;J.. " A 600 MHz IA-32 microprocessor with enhanced data streaming for graphics and video," in IEEE Int. Solid-State Circuits Conf., Feb. 1999. pp. 98-101.
24. R. E. Kassier, "The Alpha 21 264 microprocessor," IEEE Micro, vol. 19, pp. 24-36, Man/Apr. 1999.
25. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in Proc. Int. Symp. Computer Architecture, May 1990, pp. 364-373.
26. S. Oberman et al., "AMD 3DNow! technology: Architecture and implementations,'' IEEE Micro, voi. 19, pp. 37-18, Mar.-Apr. 1999.
27. P. Ranganathan et ai., "Performance of image and video processing with general-purpose processors and media ISA extensions," in Proc. 26lh Int. Symp. Computer Architecture, May 1999, pp. 124-135.
28. J. Tyler et al, "AltiVec: Bringing vector technology to the PowerPC processor family." in IEEE Int. Conf. Performance, Computing Communications, Feb. 1999, pp. 437-444.
29. P.-Y. Chang, E. Hao. and Y. N. Patt, "Alternative implementations of hybrid branch predictors," in Proc. 28th Arum. Int. Symp. Microarchttecture, Nov./Dec. 1995, pp. 252-257.
30. A. K. Uht, V. Sindagi, and K. Hall, "Disjoint eager execution: An optimal form of speculative execution," in Proc. 28th Annu. int. Symp. Microarchitecture, Nov.,'Dec. 1995, pp. 315-325.
31. E. jacobsen, E. Rotenberg, and J. Smith, "Assigning confidence to conditional branch predictions," in Proc. 29th Anna. Int. Symp. Microarchilecture, Dec. 1996, pp. 142-152.
32. A. Peleg and U. Weiser, "Dynamic flow instruction cache memory organized around trace segments independent of virtual address line," U.S. Patent 5 381533, 1994.
33. E. Rotenberg, S. Bennett, and J. E. Smith, "Trace cache: A low latency approach to high bandwidth instruction fetching," in Proc. 29th Annu. Int. Symp. Microarchuecture, Dec. 1996, pp. 24-34.
34. S. Jourdan, L. Rappoport, Y. Almog, M. Erez, A. Yoaz, and R. Ronen, "Extended block cache," in Proc. HPCA 6, Jan. 2000, pp. 61-70.
35. [361 B. Black, B. Rychlik, and J. P. Shen, "The block-based trace cache," in Proc. 26th Int. Symp. Computer Architecture, May 1999, pp. 196-207.
36. D. H. Friendly, S. J. Patei, and Y. N. Pan, "Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors," in Proc. 31stAnnu. Int. Symp. Microarchilecture, Nov./Dec. 1998, pp. 173-181.
37. [38j N. Malik, R. J. Eickemeyer. and S. Vassiliadis, "Architectural effects on dual instruction issue with interlock collapsing ALUs," in Proc. 12th Annu. Int. Phoenix Conf. Computers Communications, Mar. 1993, pp. 42-48.
38. M. H. Lipasti and J. P. Shen, "Exceeding the dataflow limit via value prediction," in Proc. 29th Annu. Int. Symp. Microarchitecture, Dec. 1996, pp. 226-237.
39. F. Gabbay and A. Mendelson, "Using value prediction to increase the power of speculative execution hardware," ACM Trans. Comput. Sp-J., vol. 16, no. 3, pp. 234-270, Aug. 1998.
40. [411 Y. Sazeides and j. E. Smith, "The predictability of data values," in Proc. 30th Annu. Int. Svmp. Microarchitecture, Dec. 1997. pp. 248-258.
41. M. Bekerman, S. Jourdan, R. Ronen, G. Kirshenboim, L. Rappoport, A. Yoaz, and U. Weiser, "Correlated load-address predictors," in Proc. 26th Int. Symp. Computer Architecture, May 1999, pp. 54-63.
42. S. E. Richardson, "Caching function results: Faster arithmetic by avoiding unnecessary computation," Sun Microsystems Laboratories, Tech. Rep. SML1 TR-92-1, Sept. 1992.
43. A. Sudani and G. S. Sohi, "Dynamic instruction reuse," in Proc. 24th Int. Symp. Computer Architecture. June 1997, pp. 235-245.
44. A. Yoaz, M. Erez, R. Ronen, anc S. Jourdan, "Speculation techniques for improving load related instruction scheduling," in Proc. 26th Int. Symp Computer Architecture, May i 999, pp. 42-53.
45. [461 A. Moshovos and G. S. Sohi, "Streamlining irner-operation memory communication via data dependence prediction,' in Proc. 30th Annu. Int. Symp. MicroarckitecJitre, Dec. 1997, pp. 235-245.
46. S. j'ourd'an, R. Ronen. M. Bekerman, B. Shomar, and A. Yoaz, "A novel renaming scheme to exploit value temporal locality through ptnsical register reuse and unification," in Proc. 3is! Anna. Int. Svinp. Microurchitedare. Nov. 1998, pp. 216-225.
47. M. Bekerman. A. Yoaz. F. Gabbay. S. Jourdan, VI. Kalaev, and R. Ronen, "Early load address resolution via register tracking," in Prcc. 27th Int. Symp. Computer Architecture, June 2000, pp. 306-3 15.
48. A, Glew. "MLP yes! iLP no," in Proc. ASPLOS. San Jose. CA, Oct. 1998.
49. T.-F. Chen and J.L. Baer. "Effective hardware based data prefeiching for high-performance processors," IEEE 'Irans. Computers, vol. 44, pp. 609-623. May 1995.
50. f51] DRAM-Page Based Prediction and Prefetching, G. Kedem and H. Yu. [Online]. Available: http://kedern.cs. duke. eou/HPMA/Prelelchi rig/index, html
51. H. Akkary and M. A. Driscoll, "A dynamic multithreading processor," in Proc. 31st Annu. Int. Symp. Microarchitecture, Nov./Dec. I 998. pp. 226-236.
52. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. "Multiscalar processors," in Proc. 22nd Int. Svmp. Computer Architecture, hme 1995, PP. 414-425.
53. T. Pering, T. Burd, and R. Brodersen, "The simulation and evaluation of dynamic voltage scaling algorithms," in Proc. Int. Symp. Low Power Electronics Design. Aug. 1998, pp. 76-81.
54. [551 Pentium0 III Processor Mobile Module: Mobile Module Connector 2 (MMC-2) Featuring Intel® Spcedstep™ Technology [Online]. Available: http://developer.intel.com/design/mobile/datashts/243356.htin
55. [561 L. Geppert and T. S. Perry, "Transmeta's magic show [microprocessor chips)," IEEE Spectrum, vol. 37, pp. 26-33, May 2000.
56. T. R. Halfhill, "Transmeta breaks X86 lew-power barrier," Microprocessor Rep., vol. 14, Feb. 14, 2000.
57. J. Blinda, D. Fussell, and W. C. Athas, "Energy-efficient instruction set architecture for CMOS microprocessors," in Proc. 28th Hawaii Int. Conf. System Sciences, Vol.. It, Jan. 1995. pp. 298-305.
58. [59j D. .Vlatzke, "Will physical scaiabiliiy sabotage performance gains," IEEE Computer, vol. 30, pp. 37-39, Sept. 1997.
59. M. T. Bohr, "Interconnect scaling-the real limiter to high performance ULSI," in Proc. Int. Electron Delict's Meeting. Dec. 1995, pp. 241-244.
60. K. I. Farkas, P. Chow, N. P. Jouppi, and Z. Vranesic, "The multicluster architecture: Reducing cycle time through partitioning," in Proc. 30th. Annu. Svmp. Microarchitecture, Dec. 1997, pp. 149-159.
61. M F. Miller, K. J. Janik, and S. L. Lu. "Non-stalling counterflow architecture," in Proc. 4th int. Symp. High-Performance Computer Architecture, Feb. 1998, pp. 334-341.
62. L. Laniz II, "Soft errors induced by alpha panicles," IEEE Trans. Re!., vol. 45, pp. 174-179, June 1996.
63. C. Dai, N. Hakim, S. Hareland, J. Maiz, and S.-W. Lee, "Alpha-SHR modeling and simulation for sub-0.25 /nn CMOS technology," In Proc. Symp. VLSI Technology. June 1999, pp. 81-82.
64. G. S. Sohi, M. Franklin, and K. K. Saluja, "A study of time-redundant fault tolerance techniques for high-performance pipelined computers," in Proc. FTCS, June 1989, pp. 436-443.
65. [66j E. Rotenberg, "AR-SMT: A microarehitectural approach lo fault tolerance in microprocessors," in Proc. FTCS, 1999. pp. 84-91.
66. [67 j T. M. Austin, "DIVA: A reliable substrate for deep submicror, rmcroarchitecture design," m Proc. 32ndAnnu. In!. Svmp. Microc.rcklte.cw.rc, Nov. 1999, pp. 196-207.
67. J. L. Lo. J. S. Emer, H. M. Levy, R. L. Stamm, D. M. Tulisen, and S. J. Eggers, "Convening thread-level parallelism to instruction-level parallelism via simultaneous multithreading, "ACM Trans. Comput. Syst., vol. 15, pp. 322-354, Aug. 1997.
68. [691 K. DiefendoriT. "Powert focuses on memory bandwidth." Microprocessor Rep., vol. 13, Oct. 6, i999.
69. [701 T. R. Haifhill, "National unveils appliance on a chip," Microprocessor Rep., vol. 13, Aug. 2, 1999.