RF MOSFET: Recent advances, current status and future trends

Solid-State Electronics

Volumn 47, Issue 11, 2003, Pages 1881-1895

  Liou, Juin J ^a   Schwierz, Frank ^b  

^a University of Central Florida   (United States)

^b ILMENAU UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; MICROWAVE DEVICES; RADIO SYSTEMS; SILICON ON INSULATOR TECHNOLOGY;

RADIO FREQUENCY DEVICES;

MOSFET DEVICES;

EID: 0042062210     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(03)00225-9     Document Type: Review

References (67)

1. The International Technology Roadmap for Semiconductor, Semiconductor Industry Association, 1999, 2001, 2002.
2. Larson L.E. Integrated circuit technology options for RFIC's - present status and future directions. IEEE J. Solid-State Circuits. 33:1998;387-399.
3. Woerlee P.H., Knitel M.J., van Lengevelde R., Klaassen D.B.M., Tiemeijer L.F., Scholten A.J.et al. RF-CMOS performance trends. IEEE Trans. Electron Dev. 8:2001;1776-1782.
4. Chang C.-Y., Su J.-G., Wong S.-C., Huang T.-Y., Sun Y.-C. RF CMOS technology for MMIC. Microelctron. Reliab. 42:2002;721-733.
5. Lilienfeld JE. Methods and apparatus for controlling electric current. US Patent 1745175. Application filed 8 October 1926, granted 18 January 1930.
6. Lilienfeld JE. Device for controlling electrical current. US Patent 1 900 018. Application filed 28 March 1928, granted 7 March 1933.
7. Heil O. Improvements in or relating to electrical amplifiers and other control arrangements and devices. British Patent 439 457. Application filed 4 March 1935, granted 6 December 1935.
8. Kahng D, Atalla MM. Silicon-silicon dioxide field induced surface devices. IRE-AIEEE Solid-State Device Research Conference, Carnegie Institute of Technology, Pittsburgh, PA, 1960.
9. Khang D. Silicon-silicon dioxide surface device. Techn. Memorandum of Bell Laboratiories. Sze S.M. Semiconductor Devices: Pioneering Papers. 1991;World Sientific, Singapore.
10. Brattain W.H. Discovery of the transistor effect. Adv. Exp. Phys. 5:1976;1-31.
11. Shockley W.B. The path to the conception of the junction transistor. IEEE Trans. Electron Dev. 23:1976;597-620. Reprinted: 1984;31:1523-46.
12. Bardeen J, Brattain WH. Three-electrode circuit element utilizing semiconductive materials. US Patent 2 524 035. Application filed 17 June 1948, granted 3 October 1950.
13. Bardeen J., Brattain W.H. The transistor, a semi-conductor triode. Phys. Rev. 74:1948;230-231.
14. Shockley W.B. Electron and holes in semiconductors. 1950;Van Nostrand, New York.
15. Shockley WB. Circuit element utilizing semiconductive material. US Patent 2 569 347. Application filed 26 June 1948, granted 25 September 1951.
16. Sah C.T. Evolution of the MOS transistors - from conception to VLSI. Proc. IEEE. 76:1988;1280-1326.
17. Wanlass FM, Sah CT. Nanowatt logic using field-effect metal-oxide semiconductor triodes. In: IEEE Int Solid State Cir Conf, 1963. p. 32-3.
18. Wanlass FM. Low stand-by power complementary field-effect circuitry. US Patent 3 356858. Application filed 18 June 1963, granted 5 December 1957.
19. Kilby J.S. Invention of the integrated circuit. IEEE Trans. Electron Dev. ED23:1976;648-654.
20. Noyce RN. Semiconductor device-and-lead structure. US Patent 2 981 877. Application filed 30 July 1959, granted 25 April 1961.
21. Moore G.E. Cramming more components onto integrated circuits. Electronics. 1965;114-119.
22. Schaller R.R. Moore's law: past, present and future. IEEE Spectrum. 34:1997;52-59.
23. Schwierz F., Liou J.J. Modern microwave transistors: design, modeling, and performance. 2003;Wiley, Hoboken.
24. Dennard R.H., Gaensslen F.H., Yu H.-N., Rideout V.L., Bassous E., Leblanc A.R. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J. Solid-State Circuits. 9:1974;256-268.
25. Brews J.R., Fichtner W., Nicollian E.H., Sze S.M. Generalized guide for MOSFET miniaturization. IEEE Electron Dev. Lett. 1:1980;2-4.
26. Baccarani G., Wordeman M.R., Dennard R.H. Generalized scaling theory and its application to a 1/4 micrometer MOSFET design. IEEE Trans. Electron Dev. 31:1984;452-462.
27. Ogura S., Codella C.F., Rovedo N., Shepard J.F., Riseman J. A half-micron MOSFET using double implanted LDD. Tech. Dig. IEDM. 1982;718-721.
28. Hori A., Segawa M., Shimomura H., Kameyama S. A self-aligned pocket implantation technology for 0.2-μm dual-gate CMOS. IEEE Electron Dev. Lett. 13:1992;174-176.
29. Momose H.S., Morifuji E., Yoshimoto Y., Ohguro T., Saito M., Iwai H. Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS. IEEE Trans. Electron Dev. 48:2001;1165-1174.
30. Momose H.S., Morifuji E., Yoshimoto Y., Ohguro T., Saito M., Morimoto T.et al. High-frequency AC characteristics of 1.5 nm gate oxide MOSFETs. Tech. Dig. IEDM. 1996;105-108.
31. max DTMOS integrated with high-performance SOI logic technology Tech. Dig. IEDM. 2000;451-454.
32. Johnson R.A., dela Houssaye P.R., Chang C.E., Chen P.-F., Wood M.E., Garcia G.A.et al. Advanced thin-film silicon-on-sapphire technology: microwave circuit applications. IEEE Trans. Electron Dev. 45:1998;1047-1054.
33. Schwierz F. Microwave transistors: state of the art in the 1980s, 1990, and 2000s. A compilation of 1000 top references, TU Ilmenau 2003, Unpublished.
34. Narashima S., Ajmera A., Park H., Schepis D., Zamdmer N., Jenkins K.A.et al. High performance sub-40 nm CMOS devices on SOI for the 70 nm technology node. Tech. Dig. IEDM. 2001;625-628.
35. max SOI DTMOS with a new metallic overlay-gate for low-power RF applications Tech. Dig. IEDM. 2001;943-945.
36. max realized at 0.18 μm gate length in an industrial RF-CMOS technology Tech. Dig. IEDM. 2001;223-226.
37. Burghartz J.N., Hargrove M., Webster C.S., Groves R.A., Keene M., Jenkins K.A.et al. RF potential of a 0.18-μm CMOS logic device technology. IEEE Trans. Electron Dev. 47:2000;864-870.
38. max SOI DTMOS with a new metallic overlay-gate for low-power RF applications Tech. Dig. IEDM. 2001;943-945.
39. Geppert L. The amazing vanishing transistor act. IEEE Spectrum. 2002;28-33.
40. Hoyt J.L., Nayfeh H.M., Eguchi S., Aberg I., Xia G., Drake T.et al. Strained silicon MOSFET technology. Tech. Dig. IEDM. 2002;23-26.
41. Zhong H., Hong S.-N., Suh Y.-S., Lazar H., Heuss G., Misra V. Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices. Tech. Dig. IEDM. 2001;467-470.
42. Choi Y., King T., Hu C. Nanoscale CMOS spacer FinFET for terabit era. IEEE Electron Dev. Lett. 23:2002;25-27.
43. Yu B., Chang L., Ahmed S., Wang H., Bell S., Yang C.-Y.et al. FinFET scaling to 10 nm gate length. Tech. Dig. IEDM. 2002;251-254.
44. Guarini K.W., Solomon P.M., Zhang Y., Chan K.K., Jones E.C., Cohen G.M. et al. Triple-self-aligned, planar double-gate MOSFETs: devices and circuits. Tech. Dig. IEDM. 2001;425-428.
45. Lee T.H., Wong S.S. CMOS RF integrated circuits at 5 GHz and beyond. Proc. IEEE. 88:2000;1560-1571.
46. Schumacher H., Erben U., Dürr W. SiGe heterojunction bipolar transistors - the noise perspective. Solid-State Electron. 41:1997;1485-1492.
47. Greenberg D.R., Jagannathan B., Sweeney S., Freeman G., Ahlgreen D. Noise performance of a low base resistance 200 GHz SiGe technology. Tech. Dig. IEDM. 2002;787-790.
48. Heinemann B., Rücker H., Barth R., Bauer J., Bolze D., Bugiel E.et al. Novel collector design for high-speed SiGe:C HBTs. Tech. Dig. IEDM. 2002;775-778.
49. Hashimoto T., Nonaka Y., Saito T., Sasahara K., Tominari T., Sakai K.et al. Integration of a 0.13-μm CMOS and a high performance self-aligned SiGe HBT featuring low base resistance. Tech. Dig. IEDM. 2002;779-782.
50. Knoll D., Ehwald K.E., Heinemann B., Fox A., Blum K., Rücker H.et al. A flexible, low-cost, high-performance SiGe:C BiCMOS process with a one-mask HBT module. Tech. Dig. IEDM. 783-786:2002;2002.
51. T SiGe HBT BiCMOS, ASIC-compatible, copper interconnect technology for RF and microwave applications Tech. Dig. IEDM. 1999;569-572.
52. Wang N.-L.L. Transistor technologies for RFICs in wireless applications. Microwave J. 1998;98-110.
53. Browne J. More power per transistor translates into smaller amplifiers. Microwaves RF. 2001;132-136.
54. Browne J. Chip contains full bluetooth solution. Microwaves RF. 2001;139.
55. Bindra A. Silicon-germanium HBTs merge with mainstream CMOS process. Electron. Des. 2000;97-110.
56. Rich D.A., Carroll M.S., Frei M.R., Ivanov T.G., Mastrapasqua M., Moinian S.et al. BiCMOS technology for mixed digital, analo, and RF applications. IEEE Microwave Mag. 2002;44-55.
57. Rich D.A., Carroll M.S., Frei M.R., Ivanov T.G., Mastrapasqua M., Moinian S.et al. 10 Years of RF-CMOS - but how many products today? Dig. ISSCC. 2001;104-105.
58. Je M.Y., Kwon I., Shin H., Lee K. MOSFET modeling and parameter extraction for RF IC's. Int. J. High Speed Electron. Syst. 11:2001;953-1006.
59. Dambrine G., Cappy A., Heliodore F., Playez E. A new method for determining the FET small-signal equivalent circuit. IEEE Trans. Microwave Theory Tech. 36:1988;1151-1159.
60. Kundert K., Sangiovanni-Vincentelli A. Simulation of nonlinear circuits in the frequency domain. IEEE Trans. Computer-Aided Des. CAD-5:1986.
61. Vandeloo P.J.V., Sansen W.M.C. Modeling of the MOS transistor for high frequency analog design. IEEE Trans. Computer-Aided Des. 8:1989;713-723.
62. MOSFET Model User's Model. Dept Electrical Engineering and Computer Sciences, University of California, Berkeley. Available from: 〈http://www-device.eecs.berkeley.edu/〉
63. Philips MOS Model Manual. Available from: 〈http://www.semiconductors.philips.com/Philips_Models/documentation/ mosmodel/〉.
64. Enz C.C., Krummenbacher F., Vittoz E.A. An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Analog Integ. Circuits Signal Process. J. 8:1995;83-114.
65. Liu W. MOSFET models for SPICE simulation including BSIM3v3 and BSIM4. 2001;John Wiley.
66. Grabinski W, Bucher M, Sallese J-M, Krummenacher F. Compact modeling of ultra deep submicron CMOS devices. Available from: 〈http://legwww.epfl.ch/ekv/ICSES2000s1.pdf〉.
67. Je M., Han J., Shin H., Lee K. A simple four-terminal small-signal model of RF MOSFETs and its parameter extraction. Microelectron. Reliab. 43:2003;601-610.