메뉴 건너뛰기




Volumn 48, Issue 4, 2004, Pages 521-527

Impact of technology parameters on device performance of UTB-SOI CMOS

Author keywords

Coupled device and circuit simulation; Mixed mode simulation; Nanometer scaled CMOS; Ultra thin body; Undoped SOI

Indexed keywords

CHARGE COUPLED DEVICES; COMPUTER SIMULATION; DIGITAL CIRCUITS; DOPING (ADDITIVES); ELECTRIC INSULATORS; ELECTRIC INVERTERS; ELECTRIC POTENTIAL; ELECTRON TUNNELING; GATES (TRANSISTOR); ION IMPLANTATION; IONIZATION; MOSFET DEVICES; SILICON;

EID: 10744221153     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2003.09.021     Document Type: Conference Paper
Times cited : (16)

References (7)
  • 5
    • 0035714288 scopus 로고    scopus 로고
    • Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices
    • December
    • Zhong H., Hong S.-N., Suh Y.-S., Lazar H., Heuss G., Misra V. Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices. IEDM Tech. Dig. December:2001;467-470.
    • (2001) IEDM Tech. Dig. , pp. 467-470
    • Zhong, H.1    Hong, S.-N.2    Suh, Y.-S.3    Lazar, H.4    Heuss, G.5    Misra, V.6
  • 6
    • 0036458634 scopus 로고    scopus 로고
    • Impact of technology parameters on inverter delay of UTB-SOI CMOS
    • October
    • Thomas Schulz, Christian Pacha, Lothar Risch. Impact of technology parameters on inverter delay of UTB-SOI CMOS. IEEE International SOI Conference, October 2002,p. 176-8.
    • (2002) IEEE International SOI Conference , pp. 176-178
    • Thomas, S.1    Christian, P.2    Lothar, R.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.