|
Volumn 48, Issue 4, 2004, Pages 521-527
|
Impact of technology parameters on device performance of UTB-SOI CMOS
|
Author keywords
Coupled device and circuit simulation; Mixed mode simulation; Nanometer scaled CMOS; Ultra thin body; Undoped SOI
|
Indexed keywords
CHARGE COUPLED DEVICES;
COMPUTER SIMULATION;
DIGITAL CIRCUITS;
DOPING (ADDITIVES);
ELECTRIC INSULATORS;
ELECTRIC INVERTERS;
ELECTRIC POTENTIAL;
ELECTRON TUNNELING;
GATES (TRANSISTOR);
ION IMPLANTATION;
IONIZATION;
MOSFET DEVICES;
SILICON;
COUPLED DEVICE AND CIRCUIT SIMULATION;
MIXED MODE SIMULATION;
NANOMETER SCALED CMOS;
ULTRATHIN BODY;
UNDOPED SILICON ON INSULATORS (SOI);
CMOS INTEGRATED CIRCUITS;
|
EID: 10744221153
PISSN: 00381101
EISSN: None
Source Type: Journal
DOI: 10.1016/j.sse.2003.09.021 Document Type: Conference Paper |
Times cited : (16)
|
References (7)
|