MOSFET Scaling-The Driver of VLSI Technology

Proceedings of the IEEE

Volumn 87, Issue 4, 1999, Pages 659-667

  Critchlow, Dale L ^a  

^a University of Vermont   (United States)

Author keywords

Cmos integrated circuits; Mosfet scaling; Mosfets; Scaling; Very large scale integration (vlsi)

Indexed keywords

CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; SEMICONDUCTOR STORAGE; VLSI CIRCUITS;

INTEGRATED CIRCUIT SCALING; POWER DELAY PRODUCT;

MOSFET DEVICES;

EID: 0033115977     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.1999.752521     Document Type: Article

References (54)

1. R. H. Dennard, F. H. Gaensslen, H. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, Design of ion-implanted MOSFET's with very small physical dimensions,IEEE J. Solid-State Circuits, vol. SC-9, pp. 256-268, Oct. 1974; see also this issue, pp. 668-678.
2. M. Malone, Microprocessors-A Biography, Book. Santa Clara, CA: Springer-Verlag, 1995.
3. R. Bassett, New technology, new people, new organizations: The rise of the MOS transistor, 1945-1975, Ph.D. dissertation, Princeton University, Princeton, NJ, Jan. 1998.
4. W. Regitz and J. Karp, Three-transistor-cell 1024-bit 500ns MOS RAM,IEEE J. Solid-State Circuits, vol. SC-5, pp. 181-186, Oct. 1970.
5. E. Pugh, D. Critchlow, R. Henle, and L. Russell, Solid state memory development in IBM,IBM J. Res. Develop., vol. 25, pp. 585-602, Sept. 1981.
6. P. Pleshko and L. Terman, An investigation of potential MOS transistor memories,IEEE Trans. Electron. Comput., vol. EC15, pp. 423-427, Aug. 1966.
7. R. Dennard, Field-effect transistor memory, U.S. Patent 3387286, June 4, 1968.
8. S. E. Schuster, Multiple word/bit line redundancy for semiconductor memories, IBM Internal Rep. RC 3410, June 17, 1971.
9. Multiple word/bit line redundancy for semiconductor memories,IEEE J. Solid-State Circuits, vol. SC-13, p. 698, Oct. 1978.
10. D. L. Critchlow, Sense amplifer for IGFET memory,IBM Tech. Disclosure Bulletin, vol. 13, no. 6, p. 1720, 1970.
11. K. Stein, A. Sibling, and E. Doering, Storage array and sense/refresh circuit for single-transistor memory cells, in Dig. Tech. Papers ISSCC, Feb. 1972, pp. 56-57.
12. R. Dennard, F. Gaensslen, L. Kuhn, and H. Yu, Design of micron MOS switching devices, presented at IEEE International Electron Devices Meeting (IEDM), Dec. 1972.
13. Design of micron MOS switching devices, presented at IEDM, Dec. 1972, notes used in presentation.
14. R. Dennard, The starting point of an idea-The MOS scaling rule (in Japanese), Nikkei Microdevices No. 91, pp. 139-40, Jan. 1993.
15. H. Yu, R. Dennard, T. H. P. Chang, and M. Hatzakis, An experimental high-density memory array fabricated with electron beam, in Dig. Tech. Papers ISSCC, Feb. 1973, pp. 98-99.
16. B. Hoeneisen and C. Mead, Fundamental limitations in microelectronics-I. MOS technology,Solid State Electron., vol. 15, no. 7, pp. 819-829, July 1972.
17. R. Swanson and J. Meindl, Ion-implanted complementary MOS transistors in low-voltaae circuits,IEEE J. Solid-State Circuits, vol. SC-7, pp. 146-153, Apr. 1972.
18. W. Huffman and H. Kalter, An 8 Kb random-access memory chip using the one-device FET cell,IEEE J. Solid-State Circuits, vol. SC-8, pp. 298-305, Oct. 1973.
19. H. Yu, R. Dennard, T. H. P. Chang, C. Osburn, V. DiLonardo, and H. Luhn, Fabrication of a miniature 8-Kbit memory chip using electron-beam exposure,J. Vac. Sci. Technol., vol. 12, no. 6, p. 1297, Nov./Dec. 1975.
20. l μm MOSFET VLSI technology: Parts I-VIII,IEEE J. Solid-State Circuits, vol. SC-14, pp. 240-301, Apr. 1979.
21. T. Masuhara, M. Nagata, and N. Hashimoto, A high performance JV-channel MOSLSI using depletion-type load elements,IEEE J. Solid-State Circuits, vol. SC-7, pp. 224-231, June 1972.
22. P. Tsang, S. Ogura, W. Walker, J. Shepard, and D. Critchlow, Fabrication of high-performance LDDFET's with oxide sidewall-spacer technology,IEEE Trans. Electron Devices, vol. ED-29, pp. 590-596, Apr. 1982.
23. A. Bhattacharyya, R. Mann, E. Nowak, R. Piro, J. Springer, S. Springer, and D. Wong, A half-micron manufacturable high performance CMOS technology applicable for multiple power supply applications, in Proc. Int. Symp. VLSI Technology, Systems and Applications, Taipei, Taiwan, May 1989, pp. 321-326.
24. R. Allmon, W. Bowhill, B. Benschneider, J. Brown, E. Cooper, W. H. Durdan, A. Fisher, M. Gavrielov, P. Gronowski, W. Grundmann, W. Herrick, D. Kravitz, W. Maheshwari, R. Marcello, G. Mills, M. Mittal, V. Peng, J. Pickholtz, S. Samudrala, D. Sanders, R. Stamm, P. Starvaski, and W. Wheeler, CMOS implementation of a 32b computer, in Dig. Tech. Papers ISSCC, Feb. 1989, pp. 80-81.
25. H. Schettler, W. Haug, K. Getzlaff, C. Starke, and A. Bhattacharyya, A mainframe processor in CMOS technology with 0.5 μm channel length,IEEE J. Solid-State Circuits, vol. 25, pp. 1166-1177, Oct. 1990.
26. M. Aoki, J. Etoh, K. Itoh, S. Kimura, and Y. Kawamoto, A 1.5-V DRAM for battery-based applications, in Dig. Technical Papers ISSCC, Feb. 1989, pp. 238-9.
27. B. Davari, W. Chang, M. Wordeman, C. Oh, Y. Taur, K. Petrillo, D. Moy, J. Bucchignano, H. Ng, M. Rosenfield, F. Hohn, and M. Rodriguez, A high performance 0.25 μm CMOS technology, in Dig. IEDM, Dec. 1988, pp. 56-59.
28. H. Sanchez, L. Eisen, C. Croxton, A. Piejko, C. Nicoletta, I. Vo, B. Branson, W. Wang, Q. Nguyen, T. Buti, L. Hsu, M. Saccamango, S. Ratanaphanyara, R. Philip, J. Alvarez, S. Weitzel, and G. Gerosa, A 200-MHz 2.5-V 4 W superscalar RISC microprocessor, in Dig. Tech. Papers ISSCC, Feb. 1996, pp. 218-219.
29. Y. Taur, Y. Mil, D. Frank, H. Wong, D. Buchanan, S. Wind, S. Rishton, G. Sai-Halasz, and E. Nowak, CMOS scaling into the 21st century: 0.1-μm and beyond,IBM J. Res. Develop., vol. 39, no. 1-2, pp. 245-260, Jan./Mar. 1995.
30. J. Schutz and R. Wallace, A 450 MHz IA32 P6 family microprocessor, in Dig. Tech. Papers ISSCC, Feb. 1998, pp. 236-7.
31. H. Kubosawa, H. Takahashi, and S. Mitarai, A 1.2-W, 2.16GOPS/720-MFLOFS embedded superscalar microprocessor for
32. multimedia applications, IEEE J. Solid-Slate Circuits, vol. 33, pp. 1640-1648, Nov. 1998.
33. eff CMOS technology with copper interconnects,IEEE J. Solid-State Circuits, vol. 33, pp. 1609-1616, Nov. 1998.
34. J. Silberman, N. Aoki, D. Boerstler, J. Burns, S. Dhong, A. Essbaum, U. Ghoshal, D. Heidel, P. Hofstee, K. Lee, D. Meltzer, H. Ngo, K. Nowka, S. Posluszny, O. Takahashi, I. Vo, and B. Zoric, A 1.0-GHz single-issue 64-bit powerPC integer processor,IEEE J. Solid State Circuits, vol. 33, pp. 1600-1608, Nov. 1998.
35. Semiconductor Industry Association, The National Technology Roadmap for Semiconductors, 1997.
36. K. Itoh, Trends in megabit DRAM circuit design,IEEE J. Solid-State Circuits, vol. 25, pp. 778-789, June 1990.
37. K. Itoh, K. Sasaki, and Y. Nakagome, Trends in low-power RAM circuit technologies,Proc. IEEE, vol. 83, pp. 524-543, Apr. 1995.
38. D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajyopal, N. Sehgal, and T. Mozdzen, Power conscious CAD tools and methodologies: A perspective,Proc. IEEE, vol. 83, pp. 570-5594, Apr. 1995.
39. B. Davari, R. Dennard, and G. Shahidi, CMOS scaling for high performance and low power-The next ten years,Proc. IEEE, vol. 83, pp. 595-606, Apr. 1995.
40. H. Stork, Technology leverage for ultra-low power information systems,Proc. IEEE, vol. 83, pp. 607-618, Apr. 1995.
41. J. Meindl, Low-power microelectronics: Retrospective and prospect,Proc. IEEE, vol. 83, pp. 619-635, Apr. 1995.
42. E. Harris, S. Depp, W. Pence, S. Kirkpatrick, M. Sri-Jayantha, and R. Troutman, Technology directions for portable computers,Proc. IEEE, vol. 83, pp. 636-658, Apr. 1995.
43. P. Chatterjee, W. Hunter, T. Holloway, and T. Lin, The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI,IEEE Electron Device Lett., vol. EDL-1, pp. 220-223, Oct. 1982.
44. G. Baccarani, M. Wordeman, and R. Dennard, Generalized scaling theory and its application to a 1/4 micron MOSFET design,IEEE Trans. Electron Devices, vol. 31, pp. 452-62, 1984.
45. R. Dennard, Power supply considerations for future scale CMOS systems, in Proc. Int. Symp. VLSI Technology, Systems and Applications, Taipei, Taiwan, May 1989, pp. 188-192. .
46. A. Stamper, Interconnection scaling to 1 GHz and beyond,IBM MicroNews, vol. 2, no. 4, pp. 1-7, 1998.
47. J. Davis, V. De, and J. Meindl, A stochastic wire-length distribution for gigascale integration (GSI), Parts I and II,IEEE Trans. Electron Devices, vol. 45, pp. 580-597, Mar. 1998.
48. D. Ferry and L. Akers, Scaling theory in modern VLSI: Factors affecting interconnects, wire length and clock speed,IEEE Circuits and Devices, vol. 13, pp. 41-44, Sept. 1997.
49. A. Masaki, Deep-submicron CMOS warms up to high-speed logic,IEEE Circuits and Devices, Nov. 1992, pp. 18-24.
50. G. Sai-Halasz, Performance trends in high-end processors,Proc. IEEE, vol. 83, p. 20, Jan. 1995.
51. W. Lattin, J. Bayliss, D. Budde, S. Colley, G. Cox, A. Goodman, J. Rattner, W. Richardson, and R. Swanson, VLSI microprocessor systems, in Dig. Technical Papers ISSCC, Feb. 1981, pp. 110-111.
52. D. Critchlow, R. Dennard, and S. Schuster, Design of largescale integrated logic circuits using MOS devices, in Proc. 6th Annii. Microelectronics Symp., St. Louis, MO, June 1967, pp. C5-1-C5-8.
53. M. Bohr, S. S. Ahmed, S. U. Ahmed, M. Bost, T. Ghani, J. Greason, R. Hainsey, C. Jan, P. Packan, S. Sivakumar, S. Thompson, J. Tsai, and S. Yang, A high performance 0.25 μm logic technology optimized ro 1.8 V operation, in Dig. IEDM, 1996, pp. 847-850.
54. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA; Addison-Wesley, 1980, pp. 33-37