Fundamentals of nanoscaled field effect transistors

Fundamentals of Nanoscaled Field Effect Transistors

Volumn 9781461468226, Issue , 2014, Pages 1-201

  Chaudhry, Amit ^a  

^a PANJAB UNIVERSITY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

NANOTECHNOLOGY; QUANTUM THEORY;

CASE-STUDIES; NANOSCALE MOSFETS; NANOSCALE TRANSISTORS; NANOSCALED; PHYSICAL PRINCIPLES; QUANTUM-MECHANICAL TUNNELING; STRAINED SI TECHNOLOGY;

FIELD EFFECT TRANSISTORS;

EID: 84929673225     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4614-6822-6     Document Type: Book

References (328)

1. Kahng D (1976) A historical perspective on the development of MOS transistors and related devices. IEEE Trans Electron Devices ED-23: 655-660
2. Snow EH, Grove AS, Deal BE, Sah CT (1965) Ion transport phenomena in insulating films. J Appl Phys 36 (5): 1664-1674
3. Moore GE (1998) Cramming more components onto integrated circuits. Proc IEEE 86 (1): 82-85
4. Dennard RH, Gaensslen FH, Hwa-Nien Yu, Leo Rideout V, Bassous E, Leblanc AR (1974) Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J Solid State Circ SC-9 (5): 256-268
5. Taur Y (1999) CMOS scaling beyond 0.1um: how far can it go. In: VLSI-TSA, pp 6-9
6. ITRS (2010). www.itrs.org
7. Arora N (1993) MOSFET models for VLSI circuit simulation- theory and practice. Springer, Austria
8. Van Langevelde R, Klaassen FM (2000) An explicit surface-potential-based MOSFET model for circuit simulation. Solid State Electron 44 (3): 409-418
9. Fiori G, Iannaccone G (2003) "Atomistic", quantum and ballistic effects in nanoscale MOSFETs. J Comput Electron 2: 123-126
10. Oda S, Ferry D (2006) Silicon nanoelectronics. Taylor and Francis, Boca Raton, USA
11. Chaudhry A, Roy JN (2010) MOSFET models, quantum mechanical effects and modeling approaches: a review. J Semiconduct Technol Sci (JSTS) 10 (1): 20-27
12. Foty D (1997) MOSFET modeling with SPICE, principles and practice. Prentice Hall, Upper Saddle River, NJ, USA
13. Lee WC, Hu CM (2001) Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling. IEEE Trans Electron Devices 48 (7): 1366-1373
14. He J et al (2007) BSIM 5: an advanced charge based MOSFET model for nanoscale VLSI circuit simulation. Solid State Electron 51: 433-444
15. Pregaldiny F, Lallement C, Grabinski W, Kammerer JB, Mathiot D (2003) An analytical quantum model for the surface potential of deep sub micron MOSFETs. In: Tenth international conference on mixed design integrated circuits and systems (MIXDES'03), June 2003
16. Enz C, Krummenacher F, Vittoz E (1995) An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. J Analog Integr Circuit Signal Process 8: 83-114
17. Gildenblat G, Wang H, Chen TL, Gu X, Cai X (2004) SP: an advanced surface-potentialbased compact MOSFET model. IEEE J Solid State Circ 39 (9): 1394-1406
18. Miura-Mattausch M, Ueno H, Mattausch HJ, Kumashiro S, Tamaguchi T, Nakatama N (2002) HiSIM: self-consistent surface - potential MOS model valid down to sub-100 nm technologies. In: MSM workshop, Apr 2002
19. HiSIM 1.1.1 user's manual. Semiconductor Technology Academic Research Centre (STARC)
20. Suetake M et al (2000) HiSIM: a drift diffusion-based advanced MOSFET model for circuit simulation with easy parameter extraction. In: IEEE International Conference on Simulation of Semiconductor Processes and Devices, USA, pp 261-264
21. Ravindra NM, Jin Z (1992) Fowler-Nordhiem tunneling in thin SiO2 films. Smart Mater Struct 1: 197-201
22. Lezlinger M, Snow EH (1969) Fowler-Nordheim tunneling into thermally grown SiO2. J Appl Phys 40: 278-283
23. Rana F, Tiwari S, Buchanan DA (1996) Self-consistent modeling of accumulation layers and tunneling currents through very thin oxides. Appl Phys Lett 69: 1104-1106
24. Lo SH, Buchanan DA, Taur Y, Wang W (1997) Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's. IEEE Electron Device Lett 18: 209-211
25. Shih W-K, Wang EX, Jallepalli S, Leon F, Maziar CM, Tasch AF Jr (1998) Modeling gate leakage current in nMOS structures due to tunneling through an ultrathin oxide. Solid State Electron 42: 997-1006
26. Register LF, Roesenbaum E, Yang K (1999) Analytical model for direct tunneling current in poly Si-gate-metal-oxide-semiconductor devices. Appl Phys Lett 74: 457-459
27. Nian Yang, Kirklel Henson W, Hauser JR, Wortman JJ (1999) Modeling study of ultrathin gate oxide using direct tunneling current and capacitance-voltage measurements in MOS devices. IEEE Trans Electron Devices 46: 292-294
28. Ghetti A (2000) Characterization of tunneling current in ultra-thin gate oxide. Solid State Electron 44: 1523-1531
29. Vogel EM, Ahmed KZ, Hornung B, Kriklen Henson W, Mclarty PK, Lucovsky G, Hauser JR, Wortman JJ (1998) Modeled tunnel currents for high dielectric constant dielectrics. IEEE Trans Electron Devices 45: 1350-1355
30. Mudanai S, Yang-Yu Fan, Qiqing Ouyang, Tasch Al F, Banerjee SK (2000) Modeling of direct tunneling current through gate dielectric stacks. IEEE Trans Electron Devices 47: 1851-1857
31. Lee J (2002) Model and analysis of gate leakage current in ultrathin nitrided oxide MOSFETs. IEEE Trans Electron Devices 49 (7): 1232-1241
32. Chorng-Jye Sheu, Sheng-Lyang Jang (2000) A MOSFET gate current model with the direct tunneling mechanism. Solid State Electron 44 (10): 1819-1824
33. Xiaoyan Liu, Jinfeng Kang, Ruqi Han (2003) Direct tunneling current model for MOS devices with ultra-thin gate oxide including quantization effect and polysilicon depletion effect. Solid State Commun 125 (3-4): 219-223
34. Cassan E, Galdin S, Dollfus P, Hesto P (1999) Analysis of electron energy distribution function in ultra-thin gate oxide n-MOSFETs using Monte Carlo simulation for direct tunneling gate current calculation. Phys B 272: 550-553
35. Grgec D (2002) Efficient Monte Carlo simulation of tunnel currents in MOS structures. In: Proceeding of the 32nd European solid-state device research conference, pp 24-26, 179-182
36. Cassan E (1999) Modeling of direct tunneling gate current in ultra-thin gate oxide MOSFETs: a comparison between simulators. In: International conference on simulation of semiconductor processes and devices, pp 115-118
37. Kajen RS, Chang KKF, Ping Bai, Erping Li (2007) Computation of direct tunneling gate leakage currents in nano-MOSFETs using ensemble full band Monte Carlo with quantum correction. In: Seventh IEEE conference on nanotechnology, pp 76-80
38. Kajen RS, Chang KKF, Ping Bai, Erping Li (2007) Gate leakage analysis of nano-MOSFETs using ensemble full band Monte Carlo with quantum correction. In: International symposium on integrated circuits, pp 135-138
39. Seonghoon Jin, Wettstein A, Woosung Choi, Bufler FM, Lyumkis E (2009) Gate current calculations using spherical harmonic expansion of Boltzmann equation. In: International conference on simulation of semiconductor processes and devices, pp 1-4
40. Clerc R, Spinelli A, Ghibaudo G, Pananakakis G (2002) Theory of direct tunneling current in metal-oxide-semiconductor structures. J Appl Phys 91 (3): 1400-1409
41. Lo SH, Buchanan DA, Taur Y (1999) Modeling and characterization of quantization, polysilicon depletion, and direct tunneling effects in MOSFETs with ultrathin oxides. IBM J Res Dev 43 (3): 327-337
42. Yang N, Henson WK, Hauser JR, Wortman JJ (1999) Modeling study of ultrathin gate oxides using direct tunneling current and capacitance-voltage measurements in MOS devices. IEEE Trans Electron Devices 46 (7): 1464-1471
43. Chang-Hoon Choi, Dutton RW (2004) Gate tunneling current and quantum effects in deep scaled MOSFETs. J Semiconduct Technol Sci 4 (1): 27-31
44. BSIM 4 users manual. www.device.eecs.berkeley.edu
45. Philips MOS Model
46. www.nxp.com
47. Holm R (1951) The electric tunnel effect across thin insulator films in contacts. J Appl Phys 22: 569-574
48. Sze SM (1981) Physics of semiconductor devices, 2nd edn. Wiley, New York
49. Chaudhry A, Roy JN (2011) Analytical modeling of gate oxide leakage tunneling current in a MOSFET: a quantum mechanical study. Micro-Nano-Electron Technol 48 (6): 357-364
50. Lo S (1997) Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's. IEEE Electron Dev Lett 18 (5): 209-211
51. Chiah S (2005) Single piece poly crystalline silicon accumulation/depletion/inversion model with implicit/explicit surface potential solutions. Appl Phys Lett 86: 202111-1-202111-3
52. Habas P (1992) Investigation of the physical modeling of the gate depletion effect. IEEE Trans Electron Devices 39 (6): 1496-1500
53. Arora N et al (1995) Modeling the polysilicon depletion effect and its impact on sub micrometer CMOS circuit performance. IEEE Trans Electron Devices 42 (5): 935-942
54. Chaudhry A, Roy J (2011) Gate oxide leakage in poly-depleted nanoscale-MOSFET: a quantum mechanical study. Int J Nanoelectronics Mater 4 (2): 93-100
55. Chang Hoon Choi, Chidambaram PR, Khamankar R, Machala CF, Zhiping Yu, Dutton RW (2002) Dopant profile and gate geometric effects on polysilicon gate depletion in scaled MOS. IEEE Trans Electron Devices 49 (7): 1227-1231
56. Calvet LE, Wheeler RG, Reed MA (2002) Electron transport measurements of Schottky barrier inhomogeneities. Appl Phys Lett 80 (10): 1761-1763
57. Chang-Hoon Choi, Ki-Young Nam, Zhiping Yu, Dutton RW (2001) Impact of gate direct tunneling current on circuit performance: a simulation study. IEEE Trans Electron Devices 48 (12): 2823-2829
58. Jung-Sheng Chen, Ming-Dou Ker (2009) Impact of gate leakage on performances of phaselocked loop circuit in nanoscale CMOS technology. IEEE Trans Electron Devices 56 (8): 1774-1779
59. Arumi D, Rodriguez-Montanes R, Figueras J, Eichenberger S, Hora C, Kruseman B (2011) Gate leakage impact on full open defects in interconnect lines. IEEE Trans VLSI Syst 19 (12): 2209-2220
60. Narasimhulu K, Ramgopal Rao V (2006) Analog circuit performance issues with aggressively scaled gate oxide CMOS technologies. In: Nineteenth international conference on VLSI design. (Held jointly with 5th international conference on embedded systems and design)
61. Chaves F, Jiménez D, Suñé J (2012) Explicit model for the gate tunneling current in doublegate MOSFETs. Solid State Electron 68: 93-97
62. Darbandy G, Ritzenthaler R, Lime F, Garduño I, Estrada M, Cerdeira A, Iñiguez B (2010) Analytical modeling of the gate tunneling leakage for the determination of adequate high-k dielectrics in double-gate SOI MOSFETs at the 22 nm node. Solid State Electron 54 (10): 1083-1087
63. Ip BK, Brews JR (1998) Quantum effects upon drain current in a biased MOSFET. IEEE Trans Electron Devices 45 (10): 2213-2221
64. Stern F, Howard WE (1967) Properties of semiconductor surface inversion layers in the electric quantum limit. Phys Rev 163: 816-835
65. Stern F (1972) Self-consistent results for n-type Si inversion layers. Phys Rev B 5: 4891-4899
66. Moglestue C (1986) Self-consistent calculation of electron and hole inversion charges at Si-Si dioxide interfaces. J Appl Phys 59: 3175-3183
67. Yu Z, Dutton RW, Kiehl RA (2000) Circuit/device modeling at the quantum level. IEEE Trans Electron Devices 47 (10): 1819-1825
68. Yuhua Cheng, Kai Chen, Kiyotaka Imai, Chenming Hu (1997) ICM - an analytical inversion charge model for accurate modeling of thin gate oxide MOSFETs. In: IEEE international conference on simulation of semiconductor processes and devices - SISPAD, pp 109-112
69. Ma Y, Litian Liu, Yu Z, Zhijian Li (2000) Validity and applicability of triangular potential well approximation in modeling of MOS structure inversion and accumulation layer. IEEE Trans Electron Devices 47 (9): 1764-1767
70. Powel J, Crasemann B. Quantum mechanics (1961) Oxford and IBH Publishing, Oxford
71. Chaudhry A, Roy JN (2012) Analytical modeling of energy quantization effects in nanoscale MOSFETs. Int J Nanoelectronics Mater 5 (1): 1-9
72. Hareland S et al (1998) A physically-based model for quantization effects in hole inversion layers. IEEE Trans Electron Devices 45 (1): 179-186
73. Hou T et al (2001) A simple and efficient model for quantization effects of hole inversion layers in MOS devices. IEEE Trans Electron Devices 48 (12): 2893-2898
74. Hou T, Li M (2001) Hole quantization and hole direct tunneling in deep sub micron p-MOSFETs, IEEE, pp 895-900
75. Hou T, Li M (2001) Hole quantization effects and threshold voltage shift in pMOSFET - assessed by improved one-band effective mass approximation. IEEE T Electron Devices 48 (6): 1188-1193
76. Hu C et al (1996) Quantization effects in inversion layers of p channel MOSFET's on Si (100) substrates. IEEE Electron Dev Lett 17 (6): 276-278
77. Takagi S et al (1999) Characterization of inversion-layer capacitance of holes in Si MOSFET's. IEEE Trans Electron Devices 46 (7): 1446-1450
78. Chaudhry A, Roy JN (2010) A comparative study of hole and electron inversion layer quantization in MOS structures. Serb J Elec Eng 7 (2): 185-193
79. Rodriguez N, Gamiz F, Roldan JB (2007) Modeling of inversion layer centroid and polysilicon depletion effects on ultrathin gate oxide MOSFET behavior: the influence of crystalline orientation. IEEE Trans Electron Devices 54 (4): 723-732
80. Chaudhry A, Roy JN (2010) Inversion layer quantization in arbitrarily oriented substrates: an analytical study. Elektrica-UTM J Elec Eng 12 (1): 1-6
81. A Chaudhry, JN Roy (2010) Impact of quantum inversion charge centroid on the various parameters of a nano-MOSFET. In: Proceedings of international conference on Microelectronic Devices, Rome, Apr 2010
82. Yang K, Ya-Chin K, Chenming H (1999) Quantum effect in oxide thickness determination from capacitance measurement. Symposium on VLSI Technology, Japan, pp 77-78
83. Pacelli A et al (1999) Carrier quantization at flat bands in MOS devices. IEEE Trans Electron Devices 46 (2): 383-387
84. Chaudhry A, Roy JN (2011) Analytical modeling of gate capacitance of an ultra thin oxide MOS capacitor: a quantum mechanical study. J Electron Devices 10: 456-463
85. Richter CA, Hefner AR, Vogel EM (2001) A comparison of quantum mechanical capacitance- voltage simulators. IEEE Trans Electron Devices Lett 22 (1): 35-37
86. Spinelli AS, Pacelli A, Lacaita AL (2002) Simulation of poly silicon quantization and its effect on n- and p-MOSFET performance. Solid State Electron 46 (3): 423-428
87. Chaudhry A, Roy JN (2010) Mathematical modeling of MOS capacitance in the presence of depletion and energy quantization in poly silicon gate. J Semiconduct 31 (11): 400-1-400-4
88. Janik T, Majkusaik B (1994) Influence of carrier energy quantization on threshold voltage of metal oxide semiconductor transistor. J Appl Phys 75 (10): 5186-5190
89. Garverick S, Sodini C (1987) A simple model for scaled MOS transistors that includes field dependent mobility. IEEE J Solid State Circ SC-22: 111-114
90. Graff H, Klassen F (1990) Compact transistor modeling for circuit design. Springer, New York
91. Neaton JB, Muller DA, Ashcroft NW (2000) Electronic properties of the Si/SiO2 interface from first principles. Phys Rev Lett 85 (6): 1298-1301
92. Duffy JA (1990) Bonding energy levels and bands in inorganic solids. Wiley, New York
93. Hubbard KJ, Scholm DG (1996) Thermodynamic stability of binary oxides in contact with silicon. J Mater Res 11: 2757-2776
94. Mahapatra R, Kar G, Samantaray C, Dhar A, Bhattacharya D, Ray S (2002) ZrO2 as a high-k dielectric for strained SiGe MOS devices. Bull Mater Sci 25 (6): 455-457
95. Campbell SA, Gilmer DC, Wang X, Hsieh MT, Kim HS, Gladfelter WL, Yan JH (1997) MOSFET transistors fabricated with high permittivity TiO2 dielectrics. IEEE Trans Electron Devices 44: 104
96. Gurvitch M, Manchanda L, Gibson JM (1987) Study of thermally oxidized Yttrium films on silicon. Appl Phys Lett 51: 919-921
97. Shi Y, Ma TP (1999) Electrical properties of high quality ultra thin nitride/oxide stack dielectrics. IEEE Trans Electron Devices 46: 362-368
98. Yeo YC et al (2002) Direct tunneling leakage current and scalability of alternative gate dielectrics. Appl Phys Lett 81 (11): 2091-2093
99. Chaudhry A, Roy JN (2011) A quantum mechanical model of gate oxide direct current density in high-k dielectrics for nanoscale MOS applications. Elektrica J Electr Eng 13 (1): 1-6
100. Chau R, Datta S, Doczy M, Doyle B, Kavalieros J, Metz M (2004) High-K/Metal-gate stack and its MOSFET characteristics. IEEE Electron Device Lett 25 (6): 408-410
101. Sun S, Plummer J (1980) Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces. IEEE Trans Electron Devices ED-27: 1497
102. Chau R, (2004) Advanced metal gate/High-K dielectric stacks for high-performance CMOS transistors. In: Proceedings of 5th international conference on the American Vacuum Society Microelectronics and Interfaces (ICMI), Mar 2004, pp 1-3
103. Wilk GD, Wallace RM, Anthony JM (2001) High-k gate dielectrics: current status and materials properties. Appl Phys Rev 89 (10): 5243
104. Lee BH, Kang L, Nieh R, Qi W-J, Lee JC (2000) Thermal stability with rapid thermal annealing. Appl Phys Lett 76: 1926
105. Maexa K, Baklanov M, Shamiryan D, Iacopi F, Brongersma S, Yanovitskaya Z (2003) Low dielectric constant materials for microelectronics. J Appl Phys 93 (11): 8793-8841
106. Sun Y, Thompson SE, Nishida T (2007) Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors. J Appl Phys 101: 104503-22
107. Gang Du, Xiaoyan Liu, Zhiliang Xia, Jinfeng Kang, Yi Wang, Ruqi Han, HongYu Yu, Dim- Lee Kwong (2005) Monte Carlo simulation of p- and n-channel GOI MOSFETs by solving the Quantum Boltzmann equation. IEEE Tran Electron Devices, 52 (10): 2258-2264
108. Vita Pi-Ho Hu, Yu-Sheng Wu, Pin Su (2008) Investigation of electrostatic integrity for ultrathin- body GeOI MOSFET using analytical solution of Poisson's equation. In: IEEE international conference on electron devices and solid-state circuits, pp 1-4
109. Zhiliang Xia, Gang Du, Xiaoyan Liu, Jinfeng Kang, Ruqi Han (2006) Effect of interface roughness on the carrier transport in Ge MOSFETs investigated by Monte Carlo method. In: Eighth international conference on Solid-State and Integrated Circuit Technology, pp 152-154
110. Yu-Sheng Wu, Hsin-Yuan Hsieh, Vita Pi-Ho Hu, Pin Su (2011) Impact of quantum confinement on short-channel effects for ultrathin-body Germanium-on-Insulator MOSFETs. IEEE Electron Device Lett, 32 (1): 18-20
111. Tsuchiya H, Fujii K, Mori T, Azuma Y, Okuda K, Miyoshi T (2007) On the performance limits of emerging Nano-MOS transistors: a simulation study. In: Seventh IEEE conference on nanotechnology, pp 530-535
112. Zhiliang Xia, Gang Du, Xiaoyan Liu, Jinfeng Kang, Ruqi Han (2006) Effect of surface roughness on Quasi-Ballistic transport in nano-scale Ge and Si double-gate MOSFETs. In: Eighth international conference on solid-state and integrated circuit technology, pp 152-154
113. Tsormpatzoglou A, Dimitriadis CA, Clerc R, Rafhay Q, Pananakakis G, Ghibaudo G (2007) Semi-Analytical modeling of short-channel effects in Si and Ge symmetrical double-gate MOSFETs, IEEE Trans Electron Devices, 54 (8): 1943-1952
114. Ghosh B, Fan X-F, Register LF, Banerjee SK (2006) Monte Carlo study of remote Coulomb and remote surface roughness scattering in nanoscale Ge p channel MOSFETs with ultrathin high-κ dielectrics. International conference on simulation of semiconductor processes and devices, pp 170-172
115. Chin A, Kao HL, Tseng YY, Yu DS, Chen CC, McAlister SP, Chi CC, (2005) Physics and modeling of Ge-on-insulator MOSFETs. In: Proceedings of 35th European solid-state device research conference, 285-288
116. Du Gang, Liu Xiao-Yan, Xia Zhi-Liang, Yang Jing-Feng, Han Ru-Qi (2010) Effect of interface roughness on the carrier transport in germanium MOSFETs investigated by Monte Carlo method. Chinese Phys B, 19 (5): 057304-1-6
117. Jian-Li Ma, He-Ming Zhang, Xiao-Yan Wang, Qun Wei, Guan-Yu Wang, Xiao-Bo Xu (2011) Valence band structure and hole effective mass of uniaxial stressed Germanium. J Comp Electron 10 (4): 388-393
118. Ghosh B, Fan X-F, Register LF, Banerjee SK (2006) Monte Carlo study of strained Germanium nanoscale bulk pMOSFETs. IEEE Trans Electron Devices 53 (3): 533-537
119. Conzatti F, Toniutti P, Esseni D, Palestri P, Selmi L (2010) Simulation study of the on-current improvements in Ge and sGe versus Si and sSi nano-MOSFETs. International electron devices meeting, pp 15.2.1-4
120. Diouf C, Cros A, Monfray S, Mitard J, Rosa J, Boeuf F, Ghibaudo G (2011) Transport characterisation of Ge p-MOSFETs in saturation regime. In: Proceedings of the European IEEE solid-state device research conference (ESSDERC), pp 223-226
121. Hideaki Tsuchiya, Kazuya Fujii, Takashi Mori, Ysuke Azuma, Kysuke Okuda, Tanroku Miyoshi, (2007) On the performance limits of emerging Nano-MOS transistors: a simulation study. In: Proceedings of the 7th IEEE international conference on nanotechnology, Aug 2007, pp 530-535
122. Hideki Minari, Nobuya Mori (2009) Comparative study on Si and Ge p-type Nanowire FETs based on full-band non-equilibrium Green's function simulation. In: IEEE international conference on simulation of semiconductor processes and devices, pp 1-4
123. Craig Riddet, Jeremy R Watling, Kah-Hou Chan, Evan HC Parker, Terence E Whall, David R Leadley, Asen Asenov (2012) Hole mobility in Germanium as a function of substrate and channel orientation, strain, doping, and temperature. IEEE Trans Electron Devices 59 (7): 1878-1884
124. Lubow A, Ismail-Beigi S, Ma TP (2010) Comparison of drive currents in metal-oxidesemiconductor field-effect transistors made of Si, Ge, GaAs, InGaAs, and InAs channels. Appl Phys Lett 96: 122105-1-122105-3
125. Chaudhry A, Roy JN (2010) Analytical modeling of quantum mechanical tunneling in germanium nano-MOSFETs. J Electron Sci Technol 8 (2): 144-148
126. Low T et al (2003) Germanium MOS: an evaluation from carrier quantization and tunneling current. In: Symposium on VLSI technology, pp 117-118
127. Nicholas G, Brunco DP, Dimoulas A, Van Steenbergen J, Bellenger F, Houssa M, Caymax M, Meuris M, Panayiotatos Y, Sotiropoulos A Germanium MOSFETs with CeO2/HfO2/TiN gate stacks. IEEE Trans Electron Devices, 54 (6): 1425-1430
128. Shang H, Lee K-L, Kozlowski P, D'Emic C, Babich I, Sikorski E, Ieong M, Wong H-SP, Guarini K, Haensch W (2004) Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate. IEEE Electron Device Lett 25 (3): 135-137
129. Gu JJ, Liu YQ, Xu M, Celler GK, Gordon RG, Ye PD (2010) High performance atomic-layerdeposited LaLuO3/Ge-on-insulator p-channel metal-oxide-semiconductor field-effect transistor with thermally grown GeO2 as interfacial passivation layer. Appl Phys Lett 97: 012106-08
130. Ritenour A, Hennessy J, Antoniadis DA (2007) Investigation of carrier transport in germanium MOSFETs with WN/Al2O3/AlN gate stacks. IEEE Electron Device Lett 28 (8): 746-749
131. Mistry K, Armstrong M, Auth C, Cea S, Coan T, Ghani T, Hoffmann T, Murthy A, Sandford J, Shaheed R, Zawadzki K, Zhang K, Thompson S, Bohr M (2004) Delaying forever: uniaxial strained silicon transistors in a 90 nm CMOS technology. In: Symposium on VLSI technology digest of technical papers, pp 50-51
132. Lee ML, Fitzgerald EA, Bulsara MT, Currie MT, Lochtefeld A (2005) Strained Si, SiGe, and Ge channels for high mobility metal oxide field effect transistors. J Appl Phys, (97): 011101-011127
133. Ghani T, Armstrong M, Auth C, Bost M, Charvat P, Glass G, Hoffmann T, Johnson K, Kenyon C, Klaus J, McIntyre B, Mistry K, Murthy A, Sandford J, Silberstein M, Sivakumar S, Smith P, Zawadzki K, Thompson S, Bohr M (2003) A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors. Technical digest of the IEEE international electron devices meeting, Washington, DC, pp 978-980
134. Reiche M, Moutanabbir O, Hoentschel J, Gösele U, Flachowsky S, Horstmann M (2010) Strained silicon devices. Solid State Phen 156-158: 61-68
135. Verdonckt Vanderbroek S, Crabbe F, Meyerson BS, Harame DL, Restle PJ, Stork JMC, Johnson JB (1994) SiGe channel heterojunction p MOSFET's. IEEE Trans Electron Devices 41 (1): 90-101
136. Chaudhry A, Roy JN, Joshi G (2010) Nanoscale strained- Si MOSFET physics and modeling approaches: a review. J Semiconduct 31 (10): 400-1-400-6
137. Cressler JD, Niu G (2003) Silicon germanium heterojunction bipolar transistors. Artech House, Boston
138. Chaudhry A, Joshi G, Roy JN, Singh DN (2010) Strained silicon MOSFET structures for nanoscale applications: a review. Acta Tech Napocensis Electron si Telecomunicatii 51 (3): 15-22
139. Qi Xiang (2005) Strained silicon MOSFET having improved carrier mobility, strained silicon CMOS device, and methods of their formation. Advanced micro devices, Feb 2005 (Patent)
140. Rim K, Chan K, Shi L, Boyd D, Ott J, Klymko N (2003) Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs. IEDM technical digest, pp 49-52
141. Gomez L et al (2009) Enhanced hole transport in short-channel strained-SiGe p-MOSFETs. IEEE Trans Electron Devices 56 (11): 2644-2651
142. Christiansena SH (2005) Strained silicon on insulator (SSOI) by waferbonding. Materials Science in Semiconductor Processing, 8 (1-3): 197-202
143. Olsen SH et al (2003) Impact of virtual substrate growth on high performance strained Si/ SiGe double quantum well metal-oxide-semiconductor field-effect transistors. J Appl Phys 94 (10): 6855-6863
144. Qi Xiang, Jung-Suk Goo, Pan James N (2006) Strained silicon semiconductor on insulator MOSFET.Assignee: advanced micro devices, Sunnyvale Patent no.US 7,033,869, 25Apr 2006
145. Olsen SH, O'Neill AG, Driscoll LS, Kwa KSK, Chattopadhyay S, Waite AM, Tang YT, Evans AGR, Norris DJ, Cullis AG, Paul DJ, Robbins DJ (2003) High-performancenMOSFETs using a novel strained Si/SiGe CMOS architecture. IEEE Trans Electron Devices 50: 1961-1969
146. Olsen SH, Neill AGO, Driscoll LS, Chattopadhyay S, Kelvin S, Kwa K, Waite AM, Tang YT, Evans GR, Zhang J (2004) Optimization of alloy composition for high-performance strained- Si-SiGe n-channel MOSFETs. IEEE Trans Electron Devices 51 (7): 1156-1162
147. Yee Chia Yee HS, Subramanian V, Kedzierski J, Peiqi Xuan J, Tsu-Jae King J, Bokor J, Chenming Hu J (2006) Nanoscale ultra-thin-body silicon-on-insulator P-MOSFET with a SiGe/Si heterostructure channel, IEEE Electron Device Lett, 21 (4): 161-163
148. Weimin Zhang, Fossum JG (2005) On the threshold voltage of strained-Si-Si1-xGex MOSFETs. IEEE Trans Electron Devices, 52 (2): 263-267
149. Shinichi Takagi (2008) Understanding and engineering of carrier transport in advanced MOS channels. In: IEEE international conference on simulation of semiconductor processes and devices
150. Lee ML, Fitzgerald EA (2003) Optimized strained Si/strained Ge dual channel heterostructures for high mobility p- and n-MOSFETs. Proceedings of International electron devices meeting, USA, pp 18.1-4
151. Mizuno T et al (1999) High performance strained-Si p-MOSFETs on SiGe-on-insulator substrates fabricated by SIMOX technology. Proceedings of International electron devices meeting, USA, 934-937
152. Huang J Member, Kirsch PD, Oh J, Lee SH, Majhi P, Harris HR, Gilmer DC, Bersuker G, Heh D, Park CS, Park C, Hsing-Huang Tseng, Fellow, Jammy R (2009) Mechanisms limiting EOT scaling and gate leakage currents of high-k/Metal gate stacks directly on SiGe. IEEE 401 Electron Device Lett, 30 (3): 285-287
153. Dalapati GK, Chattopadhyay S, Kwa KSK, Olsen SH, Tsang YL, Agaiby R, O'Neill AG, Dobrosz P, Bull SJ (2006) Impact of strained- Si thickness and Ge out-diffusion on gate oxide quality for strained-Si surface channel n-MOSFETs. IEEE Trans Electron Devices 53 (5): 1142-1152
154. Maiti CK, Chattopadhyay S, Bera LK (2007) Strained-Si heterostructure field effect devices. Taylor & Francis, New York
155. Chan et al (2010) Strained silicon CMOS on hybrid crystal orientations, United States Patent 7691688
156. Yamaguchi K (1979) Field-dependent mobility model for two-dimensional numerical analysis; of MOSFET's. IEEE Trans Electron Devices ED-26 (7): 1068-1074
157. Chaudhry A, Sangwan S, Roy JN (2011) Mobility models for unstrained and strained silicon MOSFETs: a review. Contemp Eng Sci 4 (5): 229-247
158. Fang FF, Fowler AB (1968) Transport properties of electrons in inverted silicon surface. Phys Rev 169: 619-631
159. Tashikazu Nishida, Chih-Tang Sah (1987) Physically based mobility model for MOSFET numerical simulation. IEEE Trans Electron Devices ED-34 (2): 310-320
160. Donetti L, Gamiz F, Rodriguez N (2009) Simulation of hole mobility in two-dimensional systems. Semiconduct Sci Technol 24: 035016-22
161. Shin-ichi Takagi, Akira Toriumi, Masao Iwase, Hiroyuki Tango (1994) On the universality of inversion layer mobility in Si MOSFET's: part I-effects of substrate impurity concentration. IEEE Trans Electron Devices 41 (12): 2357-2362
162. Mansour IRM, Talkhan EA, Barboor AI (1972) Investigations on the effect of drift-fielddependent mobility on MOST-Part I: QB constant. IEEE Trans Electron Devices ED 19 (8): 899-907
163. Talkhan EA, Mansour IRM, Barbour AI (1972) Investigations on the effect of drift-fielddependent mobility on MOST-Part II: QB field dependent. IEEE Trans Electron Devices ED 19 (8): 908-916
164. Caughey DM, Thomas RE (1967) Carrier mobilities in silicon empirically related to doping and field. Proc IEEE 55 (12): 2192-2193
165. Sun SC, Plummer JD (1980) Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces. IEEE Trans Electron Devices ED-29: 1497-1508
166. Schwarz SA, Russek SE (1983) Semi-empirical equations for electron velocity in si1icon: part 1-MOS inversion layer. IEEE Trans Electron Devices ED-29: 1629-1633
167. Schwarz SA, Russek SE (1983) Semi-empirical equations for electron velocity in si1icon: part 11-MOS inversion layer. IEEE Trans Electron Devices ED-29: 1634-1639
168. Walker AJ, Woerlee PH (1988) A mobility model for MOSFET device simulation. In: proceedings of European Solid-State Devices Research Conference (ESSDERC), pp 265-268
169. Lombardi C, Manzini S, Saporito A, Vanzi M (1988) A physically based mobility model for numerica simulation of nonplanar devices. IEEE Trans Comput Aided Des 7 (11): 1164-1171
170. Jeon DS, Burk DE (1989) MOSFET, Electron inversion layer mobilities -a physically based semi-empirical model for a wide temperature range. IEEE Trans Electron Devices 36 (8): 1456-1463
171. Shin H, Yeric GM, Tasch AF, Maziar CM (1991) Physically-based models for effective mobility and local-field mobility of electrons in MOS inversion layers. Solid State Electron 34 (6): 545-552
172. Yue C, Agostinelli VM, Yerk GM, Tasch AF (1993) Improved universal MOSFET electron mobility degradation models for circuit simulation. IEEE Trans Comput Aided DesIntegr Circ Syst 12 (10): 1542-1546
173. Huang CL, Gildenblat GS (1990) Measurements and modeling of the n-channel MOSFET inversion layer mobility and device characteristics in the temperature range 60-300 K. IEEE Trans Electron Devices 37: 1289-1300
174. Watt JT, Plummer JD (1987) Universal mobility-field curves for electrons and holes in MOS inversion layers. In: Symposium on VLSI Technology digest, pp 81-82
175. Sabnis AG, Clemens JT (1979) Characterization of the electron mobility in the inverted (100) Si substrate. IEEE IEDM Techn Dig 25: 18-21
176. Cheng-Liang Huang, Arora ND (1994) Characterization and modeling of the n- and pchannel MOSFETs inversion-layer mobility in the range 25-125°C. Solid State Electron 37 (1): 97-103
177. Cheng B, Woo J, (1996) Measurement and modeling of the n-channel and p-channel MOSFET's inversion layer mobility at room and low temperature operation. Colloque 3, suppl Bment au Journal de Physique 111, 6
178. Watt JT (1989) Modeling the performance of liquid-nitrogen cooled CMOS VLSI. Stanford electronics laboratory technical report, no. G725-3
179. Kai Chen K, Clement Wann H, Dunster J, KO PK, Hu C, Yashida M (1996) MOSFET carrier mobility model based on oxide thickness, threshold and gate voltage. Solid State Electron 39 (10): 1515-1518
180. Chain K, Huang J-H, Duster J, KO PK, Hu C (1997) A MOSFET electron mobility model of wide temperature range (77-400 K) for IC simulation. Semiconduct Sci Technol 12: 355-358
181. Lim KY, Zhou X (2001) A physically-based semi-empirical effective mobility model for MOSFET compact I-V modeling. Solid State Electron 45: 193-197
182. Remashan K, Wong NA, Chan K, Sim SP, Yang CY (2002) Modeling inversion layer carrier mobilities in all regions of MOSFET operations. Solid State Electron 46: 153-156
183. Chen K, Wann HC, Ko PK, Hu C (1996) The impact of device scaling and power change on CMOS gate performance. IEEE Electron Device Lett 17 (5): 202-204
184. Suetake M, Suematsu K, Nagakura H, Miura-Mattausch M, Mattausch HJ (2000) HiSIM: a drift-diffusion-based advanced MOSFET model for circuit simulation with easy parameter extraction, SISPAD, pp 261-264
185. Klaassen DBM (1992) A unified mobility model for device simulation-1. Model equations and concentration dependence. Solid State Electron 15 (7): 953-959
186. Villa S, Lacaita L, Perron LM, Bez R (1998) A physically-based model of the effective mobility in heavily-doped n-MOSFETs. IEEE Trans Electron Devices 45: 110-115
187. Rodriguez N, Rolden JB, Gamiz F (2007) An electron mobility model for ultra-thin gateoxide MOSFETs including the effect of remote scattering mechanism. Semiconduct Sci Technol 22: 348-353
188. Muhibul Haque Bhuyan, Quazi D M Khosru (2011) Inversion layer effective mobility model for pocket implanted nano scale n-MOSFET. Int J Elec Electron Eng 5 (1): 50-57
189. Kastalsky AA, Shur MS (1981) Conductance of small semiconductor devices. Solid-State Commun 39 (6): 715-718
190. Lee K, Shur MS (1983) Impedance of thin semiconductor films. J Appl Phys 54 (7): 4028-4034
191. Dyakonov M, Shur MS (1996) The physics of semiconductors World Scientific
192. Roldán JB, Gámiz F, Cartujo-Cassinello P, Cartujo P, Carceller JE, Roldan A (2003) Strained-Si on Si1-xGexMOSFET mobility model. IEEE Trans Electron Devices 50 (5): 1408-1411
193. Zhao Yang, Zhang Dawei, Tain Lilin (2004) An improved strained-Si on Si1-xGex MOSFET mobility model. IEEE 2: 1216-1219
194. Nahfeh H, Hoyt JL, Antoniadis DA (2004) A physically based analytical model for the threshold voltage of strained-Si n-MOSFETs. IEEE Trans Electron Devices 51 (12): 2069-2072
195. Chaudhry A, Roy JN, Sangwan S (2011) A SPICE compatible analytical electron mobility model for biaxial strained-Si-MOSFETs. J Semiconduct 32 (5): 1-6
196. Roldán JB, Gámiz F, Cartujo-Cassinello P, Cartujo P, Carceller JE, Roldan A (2003) Strained-Si on SiGe MOSFET mobility model. IEEE Trans Electron Devices 50 (5): 1408-1411
197. Nayfeh HM et al (2004) A physically based analytical model for the threshold voltage of strained-Si n-mosfets. IEEE Trans Electron Devices 51 (12): 2069-2072
198. Chaudhry A, Sangwan S, Roy JN (2011) Analytical modeling of threshold voltage for a biaxial strained-Si-MOSFET. Contemp Eng Sci 4 (6): 249-258
199. Pham AT, Jungemann C, Nguyen CD, Meinerzhagen B (2006) A semiempirical surface scattering model for quantum corrected Monte-Carlo simulation of unstrained Si and strained Si/SiGe p-channel MOSFETs. Mat Sci Eng B 135: 224-227
200. Guangyu Sun, Yongke Sun, Toshikazu Nishida, Thompson SE (2007) Hole mobility in silicon inversion layers: stress and surface orientation. J Appl Phys 102: 084501-7
201. Zhang Y, Fischetti MV, Sorée B, Magnus W, Heyns M, Meuris M (2009) Physical modeling of strain-dependent hole mobility in Ge p-channel inversion layers. J Appl Phys 106: 083704- 1-9
202. Yi Zhao, Mitsuru Takenaka, Shinichi Takagi (2008) Comprehensive understanding of surface roughness and Coulomb scattering mobility in biaxially-strained Si MOSFETs. International electron devices meeting (IEDM), Dec 2008, San Francisco, pp 1-4
203. Leitz CW, Currie MT, Lee ML, Cheng Z-Y, Antoniadis DA, Fitzgerald EA (2002) Hole mobility enhancements and alloy scattering-limited mobility in tensile strained Si/SiGe surface channel metal-oxide-semiconductor field-effect transistors. J Appl Phys 92 (7): 3745-3751
204. Lee M, Fitzgerald E (2003) Hole mobility enhancements in nanometer-scale strained-silicon hetero-structures grown on Ge-rich relaxed Si1-xGex. J Appl Phys 94 (4): 2590-2596
205. Rim K, Welser J, Hoyt JL, Gibbons JF (1995) Enhanced hole mobilities in surface-channel strained-Si p-MOSFETs. International electron devices meeting (IEDM), Dec 1995, USA, pp 517-520
206. Maiti C, Bera LK, Dey S, Nayak K, Chakrabarty NB (1997) Hole mobility enhancement in strained-si p-MOSFETs under high vertical field. Solid State Electron 41 (12): 1863-1869
207. Chaudhry A, Sangwan S (2013) An analytical hole mobility model for biaxial strained-Si-p- MOSFET. J Comput Theor Nanosci 10 (5): 1-6
208. Mei-Na Tsai et al (2006) Temperature effects of n-MOSFET devices with uniaxial mechanical strains. Electrochem Solid-State Lett 9 (8): 276-278
209. Ungersboeck E (2006) Electron inversion layer mobility enhancement by uniaxial stress on (001) and (110) oriented MOSFETs. In: Proceedings of SISPAD, pp 43-46
210. Koganemaru M et al (2010) Experimental study of uniaxial-stress effects on DC characteristics of nMOSFETs. IEEE Trans Compon Pack Technol 33 (2): 278-286
211. Yaohua Tan et al (2008) Analytical electron-mobility model for arbitrarily stressed silicon. IEEE Trans Electron Devices 55 (6): 1386-1390
212. Ken Shimizu, Toshiro Hiramoto (2007) Mobility enhancement in uniaxially strained (110) oriented ultra-thin body single- and double-gate MOSFETs with SOI thickness of less than 4 nm. International electron devices meeting (IEDM), USA, pp 715-718
213. Zhao W, He J, Belford RE, Wernersson L-E, Seabaugh A (2004) Partially depleted SOI MOSFETs under uniaxial tensile strain. IEEE Trans Electron Devices 51 (3): 317-323
214. Lauer I, Antoniadis DA (2005) Enhancement of electron mobility in ultrathin-body siliconon- insulator MOSFETs with uniaxial strain. IEEE Electron Device Lett 26 (5): 314-316
215. Dhar S et al (2007) Electron mobility model for 110 stressed silicon including straindependent mass. IEEE Trans Nanotechnol 6 (1): 97-100
216. Chaudhry A, Sangwan S, Roy JN (2011) Modeling of some electrical parameters of a MOSFET under uniaxial stress. J Comput Electron 10 (4): 437-442
217. Lim JS et al (2004) Comparison of threshold-voltage shifts for uniaxial and biaxial tensile - stressed n-MOSFETs. IEEE Electron Device Lett 25 (11): 731-733
218. Shifren L et al (2004) Drive current enhancement in p-type metal -oxide -semiconductor field effect transistors under shear uniaxial stress. Appl Phys Lett 85 (25): 6188-6190
219. Uchida et al (2005) Performance enhancement of p MOSFETs depending on strain, channel direction and material. In: Proceedings of international conference on simulation of semiconductor processes and devices, (SISPAD), pp 315-318
220. Shuo Z et al (2006) Impacts of additive strain on hole mobility in bulk Si and strained -Si p- MOSFETs. J Semicoduct 30 (10): 1-6
221. Philippe Gaubert, Akinobu Teramoto, Tadahiro Ohmi (2010) Modeling of the hole mobility in p- channel MOS transistors fabricated on (110) oriented Si wafers. Solid State Electron 54: 420-426
222. Chaudhry A, Sangwan S, Roy JN (2011) Mobility modeling in a p-MOSFET under uniaxial stress. Elektrotehniski Vestnik 78 (5): 298-303
223. Belford RE, Wei Z, Potashnik J, Qingmin L, Seabaugh A (2002) Performance-augmented CMOS using back-end uniaxial strain. In: Device research conference, pp 41-42
224. Wacker N, Richter H, Hassan M-U, Rempp H, Burghartz JN (2011) Compact modeling of CMOS transistors under variable uniaxial stress. Solid State Electron 57 (1): 52-60
225. Bufler FM, Tsibizov A, Erlebach A (2006) Scaling of bulk pMOSFETs: (110) surface orientation versus uniaxial compressive stress. IEEE Electron Device Lett 27 (12): 992-994
226. Chaudhry A, Sangwan S, Roy JN (2011) Threshold voltage and drain current modeling of uniaxial strained p-MOSFETs. J Nano Electron Phys 3 (4): 27-31
227. Wu W, Li X, Gildenblat G, Workman GO, Veeraraghavan S, McAndrew CC, van Langevelde R, Smit GDJ, Scholten AJ, Dirk B, Klaassen M (2007) A compact model for valence-band electron tunneling current in partially depleted SOI MOSFETs. IEEE Trans Electron Devices, 54 (2): 316-322
228. Tomaszewski D, Lukasiak L, Domanski K, Jakubowski A (2002) Small-signal model of partially-depleted SOI MOSFETs and its parameter extraction. In: Proceedings of the fourth IEEE international Caracas conference on devices, circuits and systems, pp D023-1-D023-4
229. Wu W, Li X, Gildenblat G, Workman G, Veeraraghavan S, McAndrew C, Van Langevelde R, Smit GDJ, Scholten AJ, Klaassen DBM, Watts J (2007) PSP-SOI: an advanced surface potential based compact model of partially depleted SOI MOSFETs for circuit simulations. In: IEEE custom integrated circuits conference, pp 41-48
230. Lee MSL, Tenbroek BM, Redman-White W, Benson J, Uren MJ (2001) A physically based compact model of partially depleted SOI MOSFETs for analog circuit simulation. IEEE J Solid State Circ 36 (1): 110-121
231. Chorng-Jye Sheu, Sheng-Lyang Jang (2000) A physics-based electron gate current model for fully depleted SOI MOSFETs. Solid State Electron 44 (10): 1799-1806
232. Nirmal, Thomas DM, Shruti K, Samuel PC, Kumar V, Mohan kumar (2011) Impact of gate engineering on double gate MOSFETs using high-κ dielectrics. In: Third international conference on electronics computer technology, vol 1, pp 31-34
233. Poljak M, Jovanovic V, Suligoj T (2010) Surface-potential-based compact model for quantum effects in planar and double-gate MOSFET. In: Proceedings of the 33rd international convention MIPRO, May 2010, pp 48-53
234. Ray B, Shubhakar, Mahapatra S (2007) Necessity for quantum mechanical simulation for the future technology nodes necessity for quantum mechanical simulation for the future technology nodes. In: Fourteenth international workshop on the physics of semiconductor devices, pp 1-4
235. Dutta P, Syamal B, Mohankumar N, Sarkar CK (2011) A surface potential based drain current model for asymmetric double gate MOSFETs. Solid State Electron 56 (1): 148-154
236. He Jin, Liu Feng, Zhou Xing-Ye, Zhang Jian, Zhang, Li-Ning (2011) A continuous analytic channel potential solution to doped symmetric double-gate MOSFETs from the accumulation to the strong-inversion region. Chinese Phys B, 20 (1): 016102
237. Lundstrom M, Ren Z, Datta S (2000) Essential physics of carrier transport in nanoscale MOSFETs. In: International conference on simulation of semiconductor processes and devices, pp 1-5
238. Gildenblat G, Cai X, Chen T-L, Gu X, Wang H (2003) Reemergence of the surface-potentialbased compact MOSFET models. Institute of Electrical and Electronics Engineers, New York
239. Varpula A, Lebedeva N, Kuivalainen P (2011) A compact quantum statistical model for the ballistic nanoscale MOSFETs. Phys Status Solidi (A) 208 (7): 1726-1732
240. Mugnaini G, Iannaccone G (2005) Physics-based compact model of nanoscale MOSFETs - part I: transition from drift-diffusion to ballistic transport. IEEE Trans Electron Devices 52 (8): 1795-1801
241. Wang H, Gildenblat G (2002) Scattering matrix based compact MOSFET model. International electron devices meeting, pp 125-128
242. Bude JD (2000) MOSFET modeling into the ballistic regime. In: International conference on simulation of semiconductor processes and devices, pp 23-26
243. Rahman A, Klimeck G, Boykin TB, Lundstrom M (2004) Bandstructure effects in ballistic nanoscale MOSFETs. In: IEEE international electron devices meeting, pp 139-142
244. Saint Martin J, Aubry-Fortuna V, Bournel A, Dollfus P, Galdin S, Chassat C (2004) Influence of ballistic effects in ultra-small MOSFETs. In: International workshop on computational electronics, pp 32-33
245. El Sabbagh M, Fikry W, Omar OA (2009) Quantum compact model for ballistic double gate MOSFETs. In: Fourth international conference on design and technology of integrated systems in nanoscal era, pp 144-146
246. Guo J, Datta S, Lundstrom M, Brink M, McEuen P, JaveyA, Dai H, Kim H, McIntyre P (2002) Assessment of Si MOS and Carbon Nanotube FET performance limits using a general theory of ballistic transistors. International electron devices meeting, pp 711-714
247. Ren Z, Venugopal R, Goasguen S, Datta S, Lundstrom MS (2003) nanoMOS 2.5: a twodimensional simulator for quantum transport in double-gate MOSFETs. IEEE Trans Electron Devices 50 (9): 1914-1925
248. Bounouar MA, Beaumont A, Calmon F, Drouin D (2012) On the use of nanoelectronic logic cells based on metallic single electron transistors. In: Thirteenth international conference on ultimate integration on silicon (ULIS), pp 157-160
249. Xiaobao Chen, Zuocheng Xing, Bingcai Sui (2011) A model for energy quantization of single-electron transistor below 10 nm. In: 2011 I.E. 9th international conference on ASIC (ASICON), pp 531-534
250. Boubaker A, Troudib M, Sghaierb N, Souifi A, Baboux N, Kalboussi A (2008) A SPICE model for single electron transistor applications at low temperatures: inverter and ringoscillator. In: Third international conference on design and technology of integrated systems in nanoscale era, pp 1-4
251. Fiori G, Pala MG, Iannaccone G (2005) Three-dimensional simulation of single electron transistors. IEEE Trans Nanotechnol 4 (4): 415-421
252. Miyaji K, Saitoh M, Hiramoto T (2006) Compact analytical model for room-temperatureoperating Si single-electron transistors with discrete quantum energy levels. IEEE Trans Nanotechnol 5 (3): 167-173
253. Ismail MYA, AbdelRassoul RA (2006) A new simple model for the single-electron transistor (SET). In: The 2006 international conference on MEMS, NANO and smart systems, pp 7-10
254. Kwon-Chil Kang, Sangwoo Kang, Hong Sun Yang, Seung-hwan Song, Jinho Kim, Jong Duk Lee, Byung-Gook Park (2007) Poly-Si quantum dot single electron transistors. In: International semiconductor device research symposium, pp 1-2
255. Karimian M, Dousti M, Pouyan M, Faez R (2009) An improved macro-model for simulation of single electron transistor (SET) using HSPICE. In: IEEE Toronto international conference science and technology for humanity (TIC-STH), Sept 2009, pp 1000-1004
256. Beaumont A, Dubuc C, Beauvais J, Drouin D (2009) Room temperature single-electron transistor featuring gate-enhanced ON-state current. IEEE Electron Device Lett 30 (7): 766-768
257. Rasmi A, Hashim U, Awang Mat AF (2006) Design of 100 nm single-electron transistor (SET) by 2D TCAD simulation. In: IEEE international conference on semiconductor electronics, pp 367-372
258. Zhou S, Jiang JF, Cai QY (2001) Linear response model of Si single electron transistor. In: Sixth international conference on solid-state and integrated-circuit technology, vol 2, pp 1411-1414
259. Krout I, Touati MA, Boubaker A, Sghaier N, Kalboussi A (2011) Drain current model for single electron transistor operating at high temperature. In: Eighth international multiconference on systems, signals and devices (SSD), pp 1-4
260. Sang-Hoon Lee, Dae Hwan Kim, Kyung Rok Kim, Jong Duk Lee, Byung-Gook Park, Young- Jin Gu, Gi-Young Yang, Jeong-Taek Kong (2002) A practical SPICE model based on the physics and characteristics of realistic single-electron transistors. IEEE Trans Nanotechnol 1 (4): 226-232
261. Zhuang L, Guo L, Chou SY (1998) Room temperature Si single-electron quantum-dot transistor switch. Appl Phys Lett 72 (10): 1205-1207
262. Matsumoto K (1996) Room temperature operated single electron transistor made by STM/ AFM nano-oxidation process. Physica B Condens Matter 227 (1-4): 92-94
263. Sandhu T (2010) Quantitative assessment of the single-band model in the Si based resonant tunneling devices. Int Semiconduct Conf 2: 443-446
264. Wang JM, Sukhwani B, Padmanabhan U, Ma D, Sinha K (2007) Simulation and design of nanocircuits with resonant tunneling devices. IEEE Trans Circ Syst I Reg Pap 54 (6): 1293-1304
265. Mohan S, Mazumder P, Haddad GI (1994) Circuit simulation of resonant tunneling devices using NDR-SPICE. International electron devices meeting, pp 229-232
266. Ding L, Mazumder P (2004) Noise-tolerant quantum MOS circuits using resonant tunneling devices. IEEE Trans Nanotechnol 3 (1): 134-146
267. Mazumder P, Kulkarni S, Bhattacharya M, Sun JP, Haddad GI (1998) Digital circuit applications of resonant tunneling devices. Proc IEEE 86 (4): 664-686
268. Figielski T, Morawski A, Pelya O, Wosinski T, Makosa A, Tkaczyk Z, Dobrowolski W, Karczewski G, Kosiel K, Dobrzanski L (2001) Effect of the device size on the performance of resonant-tunneling diodes. In: International symposium on electron devices for microwave and optoelectronic applications, pp 55-59
269. Bounouar MA, Calmon F, Beaumont A, Guilmain M, Xuan W, Ecoffey S, Drouin D (2011) Single electron transistor analytical model for hybrid circuit design. In: IEEE 9th international new circuits and systems conference (NEWCAS), pp 506-509
270. Mahapatra S, Vaish V, Wasshuber C, Banerjee K, Ionescu AM (2004) Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design. IEEE Trans Electron Devices 51 (11): 1772-1782
271. Reimann SM, Manninen M (2002) Electronic structure of quantum dots. Rev Mod Phys 74: 1283-1342
272. Wang S, Dai J, Hasaneen E-S, Wang L, Jain F (2008) Programmable threshold voltage using quantum dot transistors for low-power mobile computing. In: IEEE international symposium on circuits and systems, pp 3350-3353
273. Leobandung E, Guo L, Wang Y, Chou SY (1995) Si quantum-dot transistors operating above 100 K device. In: Fifty-third annual research conference, pp 48-49
274. Leobandung E, Guo L, Chou SY (1995) Si single hole quantum dot transistors for complementary digital circuits. International electron devices meeting, pp 367-370
275. Crocker M, Hu XS, Niemier M, Yan M, Bernstein G (2008) PLAs in quantum-dot cellular automata. IEEE Trans Nanotechnol 7 (3): 376-386
276. Walus K, Jullien GA (2006) Design tools for an emerging SoC technology. Proc IEEE 94 (6): 1225-1244
277. Walus K, Schulhof G, Jullien GA, Zhang R, WangW (2004) Circuit design based on majority gates for applications with quantum-dot cellular automata. In: Conference record of the thirty-eighth asilomar conference on signals, systems and computers, vol 2, pp 1354-1357
278. Sen B, Anand AS, Adak T, Sikdar BK (2011) Thresholding using quantum-dot cellular automata. In: International conference on innovations in information technology (IIT), pp 356-360
279. Bruschi F, Perini F, Rana V, Sciuto D (2011) An efficient quantum-dot cellular automata adder. In: Design, automation & test in Europe conference & exhibition (DATE), pp 1-4
280. Modi S, Tomar AS (2010) Logic gate implementations for quantum dot cellular automata. In: International conference on computational intelligence and communication networks (CICN), pp 565-567
281. Liu W, Lu L, O'Neill M, Swartzlander EE (2011) Design rules for quantum-dot cellular automata. In: IEEE international symposium on circuits and systems (ISCAS), pp 2361-2364
282. Iwai H (2009) Roadmap for 22 nm and beyond. Microelectron Eng 86 (7-9): 1520-1528
283. Novoselov KS, Geim AK, Morozov SV, Jiang D, Zhang Y, Dubonos SV, Grigorieva IV, Firsov AA (2004) Electric field effect in atomically thin carbon films. Science 306 (5696): 666-669
284. Xia F, Farmer DB, Lin Y-M, Avouris P (2010) Graphene field-effect transistors with high On/ Off current ratio and large transport band gap at room temperature Nano Lett 10 (2): 715-718
285. Zhu W, Perebeinos V, Freitag M, Avouris P (2009) Carrier scattering, mobilities, and electrostatic potential in monolayer, bilayer, and trilayer graphene. Phys Rev B 80: 235402-235407
286. Banerjee SK, Register LF, Tutuc E, Reddy D, MacDonald AH (2009) Bilayer pseudospin field-effect transistor (BiSFET): a proposed new logic device. IEEE Electron Device Lett 30 (2): 158-160
287. Awano Y (2009) Graphene for VLSI: FET and interconnect applications. In: Proceedings of international electron devices meeting (IEDM), pp 1-4
288. Lei Liao, Xiangfeng Duan (2010) Graphene-dielectric integration for graphene transistors. Mat Sci Eng R Rep 70 (3-6): 354-370
289. Yoo K, Takei Y, Hou B, Chiashi S, Matsumoto K, Shimoyama I (2011) Direct physical exfoliation and transfer of graphene grown via ethanol chemical vapor deposition. In: IEEE 24th international conference on micro electro mechanical systems (MEMS), pp 99-102
290. Obradovic B, Kotlyar R, Heinz F, Matagne P, Rakshit T, Nikonov D, Stettler MA, (2006) Carbon nanoribbons: an alternative to carbon nanotubes. In: International conference on simulation of semiconductor processes and devices, pp 27-30
291. Moon JS, Curtis D, Bui S, Marshall T, Wheeler D, Valles I, Kim S, Wang E, Weng X, Fanton M (2010) Top-gated graphene field-effect transistors using graphene on Si (111) wafers. IEEE Electron Device Lett 31 (11): 1193-1195
292. Meric I, Dean C, Young A, Hone J, Kim P, Shepard KL (2010) Field graphene field-effect transistors based on boron nitride gate dielectrics. In: IEEE international electron devices meeting (IEDM), pp 23.2.1-23.2.4
293. Appenzeller J, Yang Sui, Zhihong Chen (2009) Graphene nanostructures for device applications. In: Symposium on VLSI technology, pp 124-126
294. Neal AT, Jiangjiang Gu, Bolen M, Tian Shen, Capano M, Engle L, Ye PD (2010) Impact of size effect on graphene nanoribbon Transport. In: Eighteenth BiennialUniversity/Government/ Industry Micro/Nano Symposium (UGIM), pp 1-3
295. Shishir RS, Ferry DK, Goodnick SM (2009) Intrinsic mobility limit in graphene at room temperature. In: Nineteenth IEEE conference on nanotechnology, pp 21-24
296. Han S-J, Sun Y, Bol AA, Haensch W, Chen Z (2010) Study of channel length scaling in largescale graphene FETs. In: Symposium on VLSI technology (VLSIT), pp 231-232
297. Anteroinen J, Kim W, Stadius K, Riikonen J, Lipsanen H, Ryynanen J (2011) Electrical properties of CVD-graphene FETs, NORCHIP, pp 1-4
298. Zuan-Yi Leong, Kai-Tak Lam, Gengchiau Liang (2009) Device performance of graphene nanoribbon field effect transistors with edge roughness effects. In: Thirteenth international workshop on computational electronics, pp 1-4
299. Ancona MG (2010) Electron transport in graphene from a diffusion-drift perspective. IEEE Trans Electron Devices 57 (3): 681-689
300. Zhang Q, Lu Y, Xing HG, Koester SJ, Koswatta SO (2010) Scalability of atomic-thin-body (ATB) transistors based on graphene nanoribbons. IEEE Electron Device Lett 31 (6): 531-533
301. Dellabetta B, Gilbert MJ (2010) Performance characteristics of strongly correlated bilayer graphene for Post-CMOS logic devices. Silicon nanoelectronics workshop (SNW), pp 1-2
302. Ryzhii V, Ryzhii M, Satou A, Otsuji T (2008) Current-voltage characteristics of a graphene nanoribbon field-effect transistor. J Appl Phys 103 (9): .094510-094510-8
303. Ghadiry MH, Manaf AA, Mousavi SM, Sadeghi H (2011) Study the effect of applied voltage on propagation delay of bilayer graphene nanoribbon transistor. In: International semiconductor device research symposium (ISDRS), pp 1-2
304. Fiori G, Yoon Y, Hong S, Iannaccone G, Guo J (2007) Performance comparison of graphene nanoribbon schottky barrier and MOS FETs. International electron devices meeting, pp 757-76.
305. Kai-Tak Lam, Gengchiau Liang (2009) Computational study on the performance comparison of monolayer and bilayer zigzag graphene nanoribbon FETs. In: Thirteenth international workshop on computational electronics, pp 1-3
306. Grassi R, Gnudi A, Gnani E, Reggiani S, Baccarani G (2008) Graphene nanoribbons FETs for high-performance logic applications: perspectives and challenges. In: Nineth international conference on solid-state and integrated-circuit technology, pp 365-368
307. Shan Sheng Yu, Wei Tao Zheng, Qing Jiang (2011) Physical insight into substitutional Ndoped graphene nanoribbons with armchair edges. IEEE Trans Nanotechnol 10 (5): 926-930
308. Zhang Q, Lu Y, Xing HG, Koester SJ, Koswatta SO (2010) Scalability of atomic-thin-body (ATB) transistors based on graphene banoribbons. IEEE Electron Device Lett 31 (6): 531-533
309. Dorgan V, Bae M-H, Pop E (2010) Mobility and velocity-field relationship in graphene. In: Device research conference (DRC), pp 73-74
310. Umoh IJ, Kazmierski TJ (2011) VHDL-AMS model of a dual gate graphene FET. Forum on specification and design languages (FDL), pp 1-5
311. Chin S-K, Seah D, Lam K-T, Samudra GS, Liang G (2010) Device physics and characteristics of graphene nanoribbon tunneling FETs. IEEE Trans Electron Devices 57 (11): 3144-3152
312. Zhao P, Choudhury M, Mohanram K, Guo J (2008) Analytical theory of graphene nanoribbon transistors. In: IEEE international workshop on design and test of nano devices, circuits and systems, pp 3-6
313. David JK, Register LF, Banerjee SK (2012) Semiclassical Monte Carlo analysis of graphene FETs. IEEE Trans Electron Devices 59 (4): 976-982
314. Choudhury MR, Youngki Yoon, Jing Guo, Mohanram K (2011) Graphene nanoribbon FETs: technology exploration for performance and reliability. IEEE Trans Nanotechnol 10 (4): 727-736
315. Betti A, Fiori G, Iannaccone G (2011) Atomistic investigation of low-field mobility in graphene nanoribbons. IEEE Trans Electron Devices 58 (9): 2824-2830
316. Youngki Yoon, Jing Guo (2007) Effect of edge roughness in graphene nanoribbon transistors. Appl Phys Lett 91: 073103-5
317. Betti A, Fiori G, Iannaccone G (2011) Atomistic investigation of low-field mobility in graphene nanoribbons. IEEE Trans Electron Devices 58 (9): 2824-2830
318. Yijian Ouyang, Youngki Yoon, Jing Guo (2008) Edge chemistry engineering of graphene nanoribbon transistors: a computational study. In: IEEE international electron devices meeting, pp 1-4
319. Fiori G, Iannaccone G (2009) Performance analysis of graphene bilayer transistors through tight-binding simulations. In: Thirteenth international workshop on computational electronics, pp 1-4
320. Xinxin Yu, Jiahao Kang, Jinyu Zhang, Lilin Tian, Zhiping Yu (2010) Improving channel mobility in graphene-FETs by minimizing surface phonon scattering - a simulation study. In: International conference on simulation of semiconductor processes and devices (SISPAD), pp 13-16
321. Habibpour O, Vukusic J, Stake J (2012) A large-signal graphene FET model. IEEE Trans Electron Devices 59 (4): 968-975
322. Sako R, Hosokawa H, Tsuchiya H (2011) Computational study of edge configuration and quantum confinement effects on graphene nanoribbon transport. IEEE Electron Device Lett 32 (1): 6-8
323. Lang Zeng, Xiao Yan Liu, Gang Du, Jin Feng Kang, Ru Qi Han (2009) Evaluation of mobility in graphene nanoribbons including line edge roughness scattering. In: International conference on simulation of semiconductor processes and devices, pp 1-4
324. Cheli M, Fiori G, Iannaccone G (2009) A semianalytical model of bilayer-graphene fieldeffect transistor. IEEE Trans Electron Devices 56: 12979-2986
325. Sako R, Tsuchiya H, Ogawa M (2011) Influence of band-gap opening on ballistic electron transport in bilayer graphene and graphene nanoribbon FETs. IEEE Trans Electron Devices 58 (10): 3300-3306
326. Yang Li, Xiaowei Jiang, Zhongfan Liu, Zhirong Liu (2010) Strain effects in graphene and graphene nanoribbons: the underlying mechanism. Nano Res 3: 545-556
327. OhmiY, Ogawa M, Souma S (2011) Effect of uniaxial strain on the electronic transport in single layer graphene. In: International meeting for future of electron devices, Kansai, pp 126-127
328. Alam K (2009) Uniaxial strain effects on the performance of a ballistic top gate graphene nanoribbon on insulator transistor. IEEE Trans Nanotechnol 8 (4): 528-534