Physically based compact model of partially depleted SOI MOSFETs for analog circuit simulation

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 1, 2001, Pages 110-121

  Lee, Mike S L ^a,b   Tenbroek, Bernard M ^a,c   Redman White, William ^a   Benson, James ^a   Uren, Michael J ^d  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^b ADVANCED MICRO DEVICES   (United States)

^c AKM Semiconductor   (United States)

^d DEFENCE SCIENCE AND TECHNOLOGY LABORATORY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CARRIER MOBILITY; COMPUTER SIMULATION; INTEGRATED CIRCUIT MANUFACTURE; SEMICONDUCTOR DEVICE MODELS; SILICON ON INSULATOR TECHNOLOGY; THERMAL EFFECTS;

ANALOG INTEGRATED CIRCUITS;

MOSFET DEVICES;

EID: 0035114925     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.896235     Document Type: Article

References (43)

1. K. Shimomura et al., "A 1V 46ns 16Mb SOI-DRAM with body control technique," in ISSCC Dig. Tech. Papers. San Francisco, CA, Feb. 1997, pp. 68-69.
2. G. Shahidi, A. Ajmera, F. Assaderaghi, E. Leobandung, D. Sankus, W. Rausch, D. Schepis, L. Wagner, K. Wu, and B. Davari, "Non-fully depleted SOI technology for digital logic," in Proc. ISSC Conf., 1999.
3. J. Tihanyi and H. Schlotterer, "Properties of EFSI MOS transistors due to the floating substrate and the finite volume," IEEE Trans. Electron Devices, vol. ED-22, pp. 1017-1023, 1975.
4. F. Assaderaghi et al., "History dependence of non-fully depleted (NFD) digital SOI circuits," in Proc. IEEE/JSAP Symp. VLSI Technology, Honolulu, HI, June 1996, pp. 122-123.
5. D. Suh and J. G. Fossum, "A physical charge-based model for non-fully depleted SOI MOSFETs and its use in assessing floating-body effects in SOI CMOS circuits," IEEE Trans. Electron Devices, vol. 42, pp. 728-737, Apr. 1995.
6. R. A. Schiebel, T. W. Houston, R. Rajgopal, and K. Joyner, "A study of floating-body effects on inverter chain delay," in Proc. IEEE Int. SOI Conf., Tuscon, AZ, Oct. 1995, pp. 125-126.
7. R. Howes and W. Redman-White, "A small-signal model for the frequency-dependent drain admittance in floating-substrate MOSFETs," IEEE J. Solid-State Circuits, vol. 27, pp. 1186-1193, Aug. 1992.
8. C. F. Edwards, B. M. Tenbroek, M. S. L. Lee, W. Redman-White, and M. J. Uren, "The effect of body contact series resistance on SOI CMOS amplifier stages," IEEE Trans. Electron Devices, vol. 44, pp. 2290-2294, Dec. 1997.
9. S. Cristoloveanu and A. S. Li, Electrical Characterization of Silicon-on-Insulator Materials and Devices. Norwood, MA: Kluwer, 1995.
10. L. J. McDaid, S. Hall, P. H. Mellor, W. Eccleston, and J. C. Alderman, "Physical origin of negative differential resistance in SOI transistors," Electron. Lett., vol. 25, no. 13, pp. 827-828, June 1989.
11. J. Gautier, K. A. Jenkins, and J. Y. C. Sun, "Body-charge-related transient effects in floating-body SOI MOSFETs," in Proc. IEEE Int. Electron Device Meeting, Washington, D.C., Dec. 1995, pp. 623-626.
12. M. Berger and G. Burbach, "Thermal time constants in SOI MOSFETs," in Proc. IEEE Int. SOI Conf., Vale Valley, CO, 1991, pp. 24-25.
13. B. M. Tenbroek, M. S. L. Lee, W. Redman-White, R. J. T. Bunyan, and M. J. Uren, "Self-heating effects in SOI MOSFETs and their measurement by small-signal conductance techniques," IEEE Trans. Electron Devices, vol. 43, pp. 2240-2248, Dec. 1996.
14. B. M. Tenbroek, M. S. L. Lee, W. Redman-White, R. J. T. Bunyan, and M. J. Uren, "Impact of self-heating and thermal coupling on analog circuits in SOI CMOS," IEEE J. Solid-State Circuits, vol. 33, pp. 1037-1046, July 1998.
15. S. Veeraraghavan, "Modeling small-geometry silicon-on-insulator transistors for device and circuit computer-aided design," Ph.D. dissertation, Univ. of Florida, Gainesville, 1988.
16. BSIM3SOI V1.0 Manual, Dept. of Elect. Eng. and Comput. Sci., Univ. of California, Berkeley, Sept. 1997.
17. A. R. Boothroyd, S. W. Tarasewicz, and C. Slaby, "MISNAN - A physically based continuous MOSFET model for CAD applications," IEEE Trans. Computer Aided Design, vol. 10, pp. 1512-1529, Dec. 1991.
18. R. Howes, W. Redman-White, K. G. Nichols, P. J. Mole, M. J. Robinson, and S. Bird, "A SOS MOSFET model based on calculation of the surface potential," IEEE Trans. Computer Aided Design, vol. 13, pp. 494-506, Apr. 1994.
19. K. Joardar, K. K. Gullapalli, C. C. McAndrew, M. E. Burnham, and A. Wild, "An improved MOSFET model for circuit simulation," IEEE Trans. Electron Devices, vol. 45, pp. 134-148, Jan. 1998.
20. R. Langvelde, A Compact MOSFET Model for Distortion Analysis in Analog Circuit Design. Eindhoven, The Netherlands: University Press, 1998.
21. B. M. Tenbroek, "Characterization and parameter extraction of silicon-on-insulator MOSFETs for analog circuit modeling," Ph.D. dissertation. Univ. of Southampton, Southampton, U.K., Nov. 1997.
22. H. K. Lim and J. G. Fossum, "Current-voltage characteristics of thin-film SOI MOSFETs in strong inversion," IEEE Trans. Electron Devices, vol. 31, pp. 401-408, Apr. 1984.
23. N. Arora, MOSFET Models for VLSI Circuit Simulation, Computational Microelectronics. Wien, Austria: Springer-Verlag, 1993.
24. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
25. M. S. L. Lee, "Compact modeling of partially depleted silicon-on-insulator MOSFETs for analog circuit simulation," Ph.D. dissertation, Univ. of Southampton, Southampton, U.K., 1997.
26. S. Yu, A. F. Franz, and T. G. Mihran, "A physical parametric transistor model for CMOS circuit simulation," IEEE Trans. Computer-Aided Design, vol. CAD-7, pp. 1038-1052, 1988.
27. H. J. Park, P. K. Ko, and C. Hu, "A charge sheet capacitance model of short-channel MOSFETs for SPICE," IEEE Trans. Computer-Aided Design, vol. CAD-10, pp. 376-389, 1991.
28. C. Turchetti and G. Masetti, "A CAD-oriented analytical MOSFET model for high-accuracy applications," IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 117-122, 1984.
29. N. D. Arora, R. Rios, C. L. Huang, and K. Raol, "PCIM: A physically based continuous short-channel IGFET model for circuit simulation," IEEE Trans. Electron Devices, vol. 41, pp. 988-997, June 1994.
30. Y. Cheng and T. A. Fjeldly, "Unified physical I-V model including self-heating effect for fully depleted SOI/MOSFETs," IEEE Trans. Electron Devices, vol. 43, pp. 1291-1296, Aug. 1996.
31. A. E. Parker, "Implementing high-order continuity and rate dependence in SPICE models," IEE Proc. G - Circuits, Devices and Systems, vol. 141, no. 4, pp. 251-257, 1994.
32. F. M. Klaassen, P. T. J. Biermans, and R. M. D. Velghe, "The series resistance of submicron MOSFETs and its effect on their characteristics," in Proc. Eur. Solid-State Device Research Conf., 1988, pp. 257-260.
33. H. C. de Graaf and F. M. Klaassen, Compact Transistor Modeling for Circuit Design, Computational Microelectronics. Wien; New York: Springer-Verlag, 1990.
34. A. Wei, M. J. Sherony, and D. A. Antoniadis, "Transient behavior of the kink effect in partially-depleted SOI MOSFETs," IEEE Electron Device Lett., vol. 16, pp. 494-496, Nov. 1995.
35. D. Allen, A. Aipperspach, D. Cox, N. Phan, and S. Storino, "A 0.20-μm 1.8-V SOI 550-MHz 64-b PowerPC microprocessor with Cu interconnects," in Proc. ISSC Conf., 1999, pp. 438-439.
36. J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI. Norwood, MA: Kluwer, 1991.
37. J. Chen, F. Assaderaghi, P.K. Ko, and C. Hu, "The enhancement of gate-induced-drain-leakage (GIDL) current in short-channel SOI MOSFET and its application in measuring lateral bipolar current gain β," IEEE Electron Device Lett., vol. 13, pp. 572-574, Nov. 1992.
38. A. L. Caviglia and A. A. Iliadis, "Linear dynamic self-heating in SOI MOSFETs," IEEE Electron Device Lett., vol. 14, pp. 133-135, Mar. 1993.
39. B. M. Tenbroek, M. S. L. Lee, W. Redman-White, C. F. Edwards, R. J. T. Bunyan, and M. J. Uren, "Measurement and simulation of self-heating in SOI CMOS analog circuits," in Proc. IEEE Int. SOI Conf., Fish Camp, CA, Oct. 1997, pp. 156-157.
40. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981.
41. R. Howes, "Modeling and simulation of silicon-on-sapphire MOSFETs for analog circuit design," Ph.D. dissertation, Univ. of Southampton, Southampton, U.K., Aug. 1991.
42. W. Redman-White, C. Easson, J. Benson, R. L. Rabe, and M. J. Uren, "A ΣΔA modulator with extended supply voltages in 0.8-μm SOI CMOS for direct ground referred instrumentation interfacing," in Proc. Eur. Solid Stute Circuits Conf., 1999, pp. 322-325.
43. B. M. Tenbroek, M. S. L. Lee, W. Redman-White, C. F. Edwards, M. J. Uren, and R. J. T. Bunyan, "Drain current mismatch in SOI CMOS current mirrors and D/A converters due to localized internal and coupled heating," in Proc. Eur. Solid State Circuits Conf, Southampton, U.K., Sept. 1997, pp. 276-279.