SCOPUS 정보 검색 플랫폼

Proceedings - 2010 International Conference on Computational Intelligence and Communication Networks, CICN 2010

Volumn , Issue , 2010, Pages 565-567

Logic gate implementations for quantum dot cellular automata

(2) Modi, Sanjay a Tomar, Abhineet S b

a Dept of Engg Physics (India)

b MADHAV INSTITUTE OF TECHNOLOGY AND SCIENCE (India)

Author keywords

[No Author keywords available]

Indexed keywords

ADVANCED TECHNOLOGY; CMOS TRANSISTORS; COMPUTING ARCHITECTURE; FAN OUT; FULL ADDERS; HALF ADDER; IMPLEMENTATION PROCESS; MAJORITY GATES; NANO SCALE; NANOMAGNETS; QUANTUM DEVICE; QUANTUM DOT; QUANTUM DOT CELLULAR AUTOMATA; SINGLE DOMAINS;

ARTIFICIAL INTELLIGENCE; CELLULAR AUTOMATA; LOGIC CIRCUITS; LOGIC DESIGN; PATTERN RECOGNITION SYSTEMS; SEMICONDUCTOR QUANTUM DOTS; SWITCHING CIRCUITS; TELECOMMUNICATION NETWORKS;

ADDERS;

EID: 79952087487 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/CICN.2010.111 Document Type: Conference Paper

Times cited : (9)

References (6)

1
- 33847234643
- Magnetic logic devices based on field-coupled nanomagnets.
- December
- A. Imre, L. Ji. Casaba, A Orlov, G.H. Bernstein, and W. Porod, "Magnetic logic devices based on field-coupled nanomagnets." IEEE Semiconductor Device Research Symposium, pp. 25-25, December 2005.
- (2005) IEEE Semiconductor Device Research Symposium , pp. 25-25
- Imre, A.¹ Ji. Casaba, L.² Orlov, A.³ Bernstein, G.H.⁴ Porod, W.⁵

2
- 42549150651
- Molecular electronics-from structure to circuit dynamics
- 1717017, 2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006
- Y. Lu. M. Liu and C. Lent, "Molecular electronics from structure to circuit dynamics." IEEE NANO, vol. 1 pp. 62-65, June 2006. (Pubitemid 351576341)
- (2006) 2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006 , vol.1 , pp. 62-65
- Lu, Y.¹ Liu, M.² Lent, C.³

3
- 2342652909
- Incorporating standard CMOS design process methodologies into the QCA logic design process
- march
- S.C. Henderson, E.W. Johnson, J.R. Janulis, and P.D. Tougaw, "Incorporating standard CMOS design process methodologies into the QCA logic design process". IEEE Tranactions on nanotechnology, vol. 3 no. 1, pp. 2-9, march 2004.
- (2004) IEEE Tranactions on Nanotechnology , vol.3 , Issue.1 , pp. 2-9
- Henderson, S.C.¹ Johnson, E.W.² Janulis, J.R.³ Tougaw, P.D.⁴

4
- 50249163627
- Logic optimization for majority gate-based nanoelectronic circuits
- May
- Z. Huo Q. Zhang. S. Haruehanroengra, and W. Wang, "Logic optimization for majority gate-based nanoelectronic circuits." Circuits and Systems, p. 4 pp., May 2006.
- (2006) Circuits and Systems , pp. 4
- Huo, Z.¹ Zhang, Q.² Haruehanroengra, S.³ Wang, W.⁴

5
- 21644436954
- High level exploration of quantum-dot cellular automata (QCA)
- Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers
- K. Walus, G. Schulhof, and G.A. Jullien, "High level exploration of quantum-dot cellular automata (QCA)," Signals, Systems and Computers, vol. 1, pp. 30-33, 2004. (Pubitemid 40930567)
- (2004) Conference Record - Asilomar Conference on Signals, Systems and Computers , vol.1 , pp. 30-33
- Walus, K.¹ Schulhof, G.² Jullien, G.A.³

6
- 33646918309
- Towards designing robust QCA architectures in the presence of sneak noise paths
- DOI 10.1109/DATE.2005.316, 1395759, Proceedings - Design, Automation and Test in Europe, DATE '05
- K. Kim, K. Wu, and R. Karri, "Towards designing robust QCA architectures in the presence of sneak noise paths." in Proceedings of the Design, Atomation and Test in Europe Conference and Exhibition, vol. 2. IEEE Computer Society, 2005, pp. 1214-1219 (Pubitemid 44172175)
- (2005) Proceedings -Design, Automation and Test in Europe, DATE '05 , vol.II , pp. 1214-1219
- Kim, K.¹ Wu, K.² Karri, R.³

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.