-
2
-
-
0034842505
-
SOI technology for the GHz era
-
April
-
G. Shahidi, "SOI technology for the Ghz era, " in Proc. Int'l Symp. on VLSI Technology, Systems, and Applications, April 2001, pp. 11-14.
-
(2001)
Proc. Int'l Symp. on VLSI Technology, Systems, and Applications
, pp. 11-14
-
-
Shahidi, G.1
-
3
-
-
0000367796
-
Gate tunneling currents in ultrathin oxide metaloxide-silicon transistors
-
J. Cai and C. T. Sah, "Gate tunneling currents in ultrathin oxide metaloxide-silicon transistors, " J. Appl. Phys., vol. 89, pp. 2272-2285, 2001.
-
(2001)
J. Appl. Phys.
, vol.89
, pp. 2272-2285
-
-
Cai, J.1
Sah, C.T.2
-
4
-
-
0029406842
-
An explicit physical model for the long-channel MOS transistor including small-signal parameters
-
Nov.
-
A. I. Araujo Cunha, M. C. Schneider, and C. Galup-Montoro, "An explicit physical model for the long-channel MOS transistor including small-signal parameters, " Solid-State Electron., vol. 38, no. 11, pp. 1945-1952, Nov. 1995.
-
(1995)
Solid-State Electron.
, vol.38
, Issue.11
, pp. 1945-1952
-
-
Araujo Cunha, A.I.1
Schneider, M.C.2
Galup-Montoro, C.3
-
5
-
-
0029342165
-
An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications
-
C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications, " Analog Integr. Circuits Signal Process., vol. 8, no. 1, pp. 83-114, 1995.
-
(1995)
Analog Integr. Circuits Signal Process.
, vol.8
, Issue.1
, pp. 83-114
-
-
Enz, C.C.1
Krummenacher, F.2
Vittoz, E.A.3
-
6
-
-
4444281994
-
SP: An advanced surface-potential-based compact MOSFET model
-
Sept.
-
G. Gildenblat, H. Wang, T.-L. Chen, X. Gu, and X. Cai, "SP: An advanced surface-potential-based compact MOSFET model, " "IEEE J. Solid-State Circuits, vol. 39, pp. 1394-1406, Sept. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, pp. 1394-1406
-
-
Gildenblat, G.1
Wang, H.2
Chen, T.-L.3
Gu, X.4
Cai, X.5
-
7
-
-
33846094655
-
Introduction to PSP MOSFET model
-
Anaheim, CA, May
-
G. Gildenblat, X. Li, H. Wang, W. Wu, R. van Langevelde, A. J. Scholten, G. D. J. Smit, and D. B. M. Klaassen, "Introduction to PSP MOSFET model, " in Tech. Proc. of the 2005 Workshop on Compact Modeling (WCM), Anaheim, CA, May 2005, pp. 19-24.
-
(2005)
Tech. Proc. of the 2005 Workshop on Compact Modeling (WCM)
, pp. 19-24
-
-
Gildenblat, G.1
Li, X.2
Wang, H.3
Wu, W.4
Van Langevelde, R.5
Scholten, A.J.6
Smit, G.D.J.7
Klaassen, D.B.M.8
-
8
-
-
0034159715
-
An explicit surface-potentialbased MOSFET model for circuit simulation
-
March
-
R. van Langevelde and F. M. Klaassen, "An explicit surface-potentialbased MOSFET model for circuit simulation, " Solid-State Electron., vol. 44, pp. 409-418, March 2000.
-
(2000)
Solid-State Electron.
, vol.44
, pp. 409-418
-
-
Van Langevelde, R.1
Klaassen, F.M.2
-
9
-
-
0036923275
-
HiSim: A MOSFET model for circuit simulation connecting circuit performance with technology
-
Dec.
-
M. Miura-Mattausch, H. Ueno, M. Tanaka, H. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "HiSim: a MOSFET model for circuit simulation connecting circuit performance with technology, " in IEDM Tech. Digest, Dec. 2002, pp. 109-112.
-
(2002)
IEDM Tech. Digest
, pp. 109-112
-
-
Miura-Mattausch, M.1
Ueno, H.2
Tanaka, M.3
Mattausch, H.4
Kumashiro, S.5
Yamaguchi, T.6
Yamashita, K.7
Nakayama, N.8
-
10
-
-
0033698080
-
BSIMPD: A partialdepletion SOI MOSFET model for deep-submicron CMOS designs
-
May
-
P. Su, S. Fung, S. Tang, F. Assaderaghi, and C. Hu, "BSIMPD: a partialdepletion SOI MOSFET model for deep-submicron CMOS designs, " in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2000, pp. 197-200.
-
(2000)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 197-200
-
-
Su, P.1
Fung, S.2
Tang, S.3
Assaderaghi, F.4
Hu, C.5
-
11
-
-
84888628829
-
A continuous compact MOSFET model for fullyand partially-depleted SOI devices
-
April
-
J. Sleight and R. Rios, "A continuous compact MOSFET model for fullyand partially-depleted SOI devices, " IEEE Trans. Electron Devices, vol. 45, no. 4, pp. 821-825, April 1998.
-
(1998)
IEEE Trans. Electron Devices
, vol.45
, Issue.4
, pp. 821-825
-
-
Sleight, J.1
Rios, R.2
-
12
-
-
33847125330
-
SP-SOI: A third generation surface potential based compact SOI MOSFET model
-
Sept.
-
W. Wu, X. Li, H. Wang, G. Gildenblat, G. Workman, S. Veeraraghavan, and C. McAndrew, "SP-SOI: a third generation surface potential based compact SOI MOSFET model, " in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sept. 2005, pp. 819-822.
-
(2005)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 819-822
-
-
Wu, W.1
Li, X.2
Wang, H.3
Gildenblat, G.4
Workman, G.5
Veeraraghavan, S.6
McAndrew, C.7
-
13
-
-
33947123645
-
Completely surface-potentialbased compact model of the fully depleted SOI-MOSFET including short-channel effects
-
Sept.
-
N. Sadachika, D. Kitamaru, Y. Uetsuji, D. Navarro, M. Yusoff, T. Ezaki, H. Mattausch, and M. Miura-Mattausch, "Completely surface-potentialbased compact model of the fully depleted SOI-MOSFET including short-channel effects, " IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 2017-2024, Sept. 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.9
, pp. 2017-2024
-
-
Sadachika, N.1
Kitamaru, D.2
Uetsuji, Y.3
Navarro, D.4
Yusoff, M.5
Ezaki, T.6
Mattausch, H.7
Miura-Mattausch, M.8
-
14
-
-
33746539279
-
Advanced compact models for mosfets
-
NSTI-Nanotech, May
-
J. Watts, C. McAndrew, C. Enz, C. Galup-Montoro, G. Gildenblat, C. Hu, R. van Langevelde, M. Miura-Mattausch, R. Rios, and C. Sah, "Advanced Compact Models for MOSFETs, " Workshop on compact modeling, NSTI-Nanotech, May, 2005.
-
(2005)
Workshop on Compact Modeling
-
-
Watts, J.1
McAndrew, C.2
Enz, C.3
Galup-Montoro, C.4
Gildenblat, G.5
Hu, C.6
Van Langevelde, R.7
Miura-Mattausch, M.8
Rios, R.9
Sah, C.10
-
15
-
-
33947170507
-
PSP: An advanced surfacepotential-based MOSFET model for circuit simulation
-
Sept.
-
G. Gildenblat, X. Li, W. Wu, H. Wang, A. Jha, R. van Langevelde, G. D. J. Smit, A. Scholten, and D. Klaassen, "PSP: An advanced surfacepotential-based MOSFET model for circuit simulation, " IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 1979-1993, Sept. 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.9
, pp. 1979-1993
-
-
Gildenblat, G.1
Li, X.2
Wu, W.3
Wang, H.4
Jha, A.5
Van Langevelde, R.6
Smit, G.D.J.7
Scholten, A.8
Klaassen, D.9
-
16
-
-
34548826225
-
Benchmarking PSP compact model of MOS transistors
-
X. Li, W. Wu, A. Jha1, G. Gildenblat, R. van. Langevelde, G. D. J. Smit, A. J. Scholten, D. B. M. Klaassen, C. McAndrew, J. Watts, M. Olsen, G. Coram, and S. haudhry, and J. Victory, "Benchmarking PSP compact model of MOS transistors, " in IEEE Int'l Conf. on Microelectronic Test Structures, pp. 264-259, 2007.
-
(2007)
IEEE Int'l Conf. on Microelectronic Test Structures
, pp. 264-259
-
-
Li, X.1
Wu, W.2
Jha, A.3
Gildenblat, G.4
Van. Langevelde, R.5
Smit, G.D.J.6
Scholten, A.J.7
Klaassen, D.B.M.8
McAndrew, C.9
Watts, J.10
Olsen, M.11
Coram, G.12
Haudhry, S.13
Victory, J.14
-
18
-
-
33846100229
-
Validation of MOSFET model source-drain symmetry
-
Sept.
-
C. Mcandrew, "Validation of MOSFET model source-drain symmetry, " IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 2202-2206, Sept. 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.9
, pp. 2202-2206
-
-
McAndrew, C.1
-
19
-
-
33847624495
-
A compact model for valence-band electron tunneling current in partially depleted SOI MOSFETs
-
Feb.
-
W. Wu, X. Li, G. Gildenblat, G. O. Workman, S. Veeraraghavan, C. C. McAndrew, R. van Langevelde, G. D. J. Smit, A. J. Scholten, and D. B. M. Klaassen, "A compact model for valence-band electron tunneling current in partially depleted SOI MOSFETs, " IEEE Trans. Electron Devices, vol. 54, no. 2, pp. 316-322, Feb. 2007.
-
(2007)
IEEE Trans. Electron Devices
, vol.54
, Issue.2
, pp. 316-322
-
-
Wu, W.1
Li, X.2
Gildenblat, G.3
Workman, G.O.4
Veeraraghavan, S.5
McAndrew, C.C.6
Van Langevelde, R.7
Smit, G.D.J.8
Scholten, A.J.9
Klaassen, D.B.M.10
-
20
-
-
0036051810
-
ADMS-automatic device model synthesizer
-
L. Lemaitre, C. McAndrew, and S. Hamm, "ADMS-automatic device model synthesizer, " Proc. IEEE Custom Integrated Circuits Conf. (CICC), pp. 27-30, 2002.
-
(2002)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 27-30
-
-
Lemaitre, L.1
McAndrew, C.2
Hamm, S.3
-
21
-
-
20144388822
-
History-effect-conscious SPICE model extraction for PD-SOI technology
-
J.-S. Goo, J. An, C. Thuruthiyil, T. Ly, Q. Chen, M. Radwin, M. Zhi-Yuan Wu Lee, L. Zamudio, J. Yonemura, M. Assad, F. Pelella, and A. Icel, "History-effect-conscious SPICE model extraction for PD-SOI technology, " IEEE int'l SOI Conference, pp. 156-158, 2004.
-
(2004)
IEEE Int'l SOI Conference
, pp. 156-158
-
-
Goo, J.-S.1
An, J.2
Thuruthiyil, C.3
Ly, T.4
Chen, Q.5
Radwin, M.6
Zhi-Yuan Wu Lee, M.7
Zamudio, L.8
Yonemura, J.9
Assad, M.10
Pelella, F.11
Icel, A.12
-
22
-
-
33947128567
-
The physical background of juncap2
-
Sept.
-
A. J. Scholten, G. D. J. Smit, M. Durand, R. van Langevelde, and D. B. M. Klaassen, "The physical background of juncap2, " IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 2098-2107, Sept. 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.9
, pp. 2098-2107
-
-
Scholten, A.J.1
Smit, G.D.J.2
Durand, M.3
Van Langevelde, R.4
Klaassen, D.B.M.5
-
24
-
-
0034795708
-
Effects of gate-to-body tunneling current on PD/SOI CMOS SRAM
-
June
-
R. Joshi, C. Chuang, S. Fung, F. Assaderaghi, M. Sherony, I. Yang, and G. Shahidi, "Effects of gate-to-body tunneling current on PD/SOI CMOS sram, " in Tech. Digest VLSI Symp., June 2001, pp. 75-76.
-
(2001)
Tech. Digest VLSI Symp
, pp. 75-76
-
-
Joshi, R.1
Chuang, C.2
Fung, S.3
Assaderaghi, F.4
Sherony, M.5
Yang, I.6
Shahidi, G.7
-
25
-
-
6244304433
-
Tunneling in a finite superlattice
-
R. Tsu and L. Esaki, "Tunneling in a finite superlattice, " Appl. Phys. Lett., vol. 22, no. 11, pp. 562-564, 1973.
-
(1973)
Appl. Phys. Lett.
, vol.22
, Issue.11
, pp. 562-564
-
-
Tsu, R.1
Esaki, L.2
-
26
-
-
0742286722
-
A Surface Potential-Based Compact Model of n-MOSFET Gate-Tunneling Current
-
X. Gu, T.-L. Chen, G. Gildenblat, G. Workman, S. Veeraraghavan, S. Shapira, and K. Stiles, "A Surface Potential-Based Compact Model of n-MOSFET Gate-Tunneling Current, " IEEE Trans. Electron Devices, vol. 51, no. 1, pp. 127-135, 2004.
-
(2004)
IEEE Trans. Electron Devices
, vol.51
, Issue.1
, pp. 127-135
-
-
Gu, X.1
Chen, T.-L.2
Gildenblat, G.3
Workman, G.4
Veeraraghavan, S.5
Shapira, S.6
Stiles, K.7
-
27
-
-
0031210445
-
Floating-body effects in partially depleted SOI CMOS circuits
-
Aug.
-
P.-F. Lu, C.-T. Chuang, J. Ji, L. Wagner, C.-M. Hsieh, J. Kuang, L.-C. Hsu, J. Pelella, M. M., S.-F. Chu, and C. Anderson, "Floating-body effects in partially depleted SOI CMOS circuits, " IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1241-1253, Aug. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.8
, pp. 1241-1253
-
-
Lu, P.-F.1
Chuang, C.-T.2
Ji, J.3
Wagner, L.4
Hsieh, C.-M.5
Kuang, J.6
Hsu, L.-C.7
Pelella, M.M.J.8
Chu, S.-F.9
Anderson, C.10
-
28
-
-
84944378006
-
Measurement and modeling of self-heating in SOI nMOSFET's
-
L. Su, J. Chung, A. Antoniadis, K. Goodson, and M. Flik, "Measurement and modeling of self-heating in SOI nMOSFET's, " IEEE Trans. Electron Devices, vol. 41, no. 1, pp. 69-75, 1994.
-
(1994)
IEEE Trans. Electron Devices
, vol.41
, Issue.1
, pp. 69-75
-
-
Su, L.1
Chung, J.2
Antoniadis, A.3
Goodson, K.4
Flik, M.5
-
29
-
-
0032122783
-
Impact of self-heating and thermal coupling on analog circuits in SOI CMOS
-
B. Tenbroek, M. Lee, W. Redman-White, R. Bunyan, and M. Uren, "Impact of self-heating and thermal coupling on analog circuits in SOI CMOS, " IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 1037-1046, 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, Issue.7
, pp. 1037-1046
-
-
Tenbroek, B.1
Lee, M.2
Redman-White, W.3
Bunyan, R.4
Uren, M.5
-
31
-
-
0034822326
-
Methodology of self-heating free parameter extraction and circuit simulation for SOI CMOS
-
H. Nakayama, P. Su, C. Hu, H. Nakamura, H. Komatsu, K. Takeshita, and Y. Komatsu, "Methodology of self-heating free parameter extraction and circuit simulation for SOI CMOS, " Proc. IEEE Custom Integrated Circuits Conf. (CICC), pp. 381-384, 2001.
-
(2001)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 381-384
-
-
Nakayama, H.1
Su, P.2
Hu, C.3
Nakamura, H.4
Komatsu, H.5
Takeshita, K.6
Komatsu, Y.7
-
32
-
-
34548831954
-
Extraction of self-heating free i-v curves including the substrate current of PD SOI MOSFETs
-
Q. Chen, Z.-Y. Wu, R. Y. Su, J.-S. Goo, C. Thuruthiyil, M. Radwin, N. Subba, S. Suryagandh, T. Ly, V. Wason, J. X. An, and A. B. Icel, "Extraction of self-heating free i-v curves including the substrate current of PD SOI MOSFETs, " in IEEE Int'l Conf. on Microelectronic Test Structures, pp. 272-275, 2007.
-
(2007)
IEEE Int'l Conf. on Microelectronic Test Structures
, pp. 272-275
-
-
Chen, Q.1
Wu, Z.-Y.2
Su, R.Y.3
Goo, J.-S.4
Thuruthiyil, C.5
Radwin, M.6
Subba, N.7
Suryagandh, S.8
Ly, T.9
Wason, V.10
An, J.X.11
Icel, A.B.12
-
33
-
-
0032188543
-
A comparative analysis of the dynamic behavior of BTG/SOI MOSFETs and circuits with distributed body resistance
-
G. Workman and J. Fossum, "A comparative analysis of the dynamic behavior of BTG/SOI MOSFETs and circuits with distributed body resistance, " IEEE Trans. Electron Devices, vol. 45, no. 10, pp. 2138-2145, 1998.
-
(1998)
IEEE Trans. Electron Devices
, vol.45
, Issue.10
, pp. 2138-2145
-
-
Workman, G.1
Fossum, J.2
|