메뉴 건너뛰기




Volumn , Issue , 2007, Pages 41-48

PSP-SOI: A Surface Potential Based Compact Model of Partially Depleted SOI MOSFETs

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS; MOSFET DEVICES;

EID: 57749209718     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405678     Document Type: Conference Paper
Times cited : (17)

References (33)
  • 3
    • 0000367796 scopus 로고    scopus 로고
    • Gate tunneling currents in ultrathin oxide metaloxide-silicon transistors
    • J. Cai and C. T. Sah, "Gate tunneling currents in ultrathin oxide metaloxide-silicon transistors, " J. Appl. Phys., vol. 89, pp. 2272-2285, 2001.
    • (2001) J. Appl. Phys. , vol.89 , pp. 2272-2285
    • Cai, J.1    Sah, C.T.2
  • 4
    • 0029406842 scopus 로고
    • An explicit physical model for the long-channel MOS transistor including small-signal parameters
    • Nov.
    • A. I. Araujo Cunha, M. C. Schneider, and C. Galup-Montoro, "An explicit physical model for the long-channel MOS transistor including small-signal parameters, " Solid-State Electron., vol. 38, no. 11, pp. 1945-1952, Nov. 1995.
    • (1995) Solid-State Electron. , vol.38 , Issue.11 , pp. 1945-1952
    • Araujo Cunha, A.I.1    Schneider, M.C.2    Galup-Montoro, C.3
  • 5
    • 0029342165 scopus 로고
    • An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications
    • C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications, " Analog Integr. Circuits Signal Process., vol. 8, no. 1, pp. 83-114, 1995.
    • (1995) Analog Integr. Circuits Signal Process. , vol.8 , Issue.1 , pp. 83-114
    • Enz, C.C.1    Krummenacher, F.2    Vittoz, E.A.3
  • 6
    • 4444281994 scopus 로고    scopus 로고
    • SP: An advanced surface-potential-based compact MOSFET model
    • Sept.
    • G. Gildenblat, H. Wang, T.-L. Chen, X. Gu, and X. Cai, "SP: An advanced surface-potential-based compact MOSFET model, " "IEEE J. Solid-State Circuits, vol. 39, pp. 1394-1406, Sept. 2004.
    • (2004) IEEE J. Solid-State Circuits , vol.39 , pp. 1394-1406
    • Gildenblat, G.1    Wang, H.2    Chen, T.-L.3    Gu, X.4    Cai, X.5
  • 8
    • 0034159715 scopus 로고    scopus 로고
    • An explicit surface-potentialbased MOSFET model for circuit simulation
    • March
    • R. van Langevelde and F. M. Klaassen, "An explicit surface-potentialbased MOSFET model for circuit simulation, " Solid-State Electron., vol. 44, pp. 409-418, March 2000.
    • (2000) Solid-State Electron. , vol.44 , pp. 409-418
    • Van Langevelde, R.1    Klaassen, F.M.2
  • 11
    • 84888628829 scopus 로고    scopus 로고
    • A continuous compact MOSFET model for fullyand partially-depleted SOI devices
    • April
    • J. Sleight and R. Rios, "A continuous compact MOSFET model for fullyand partially-depleted SOI devices, " IEEE Trans. Electron Devices, vol. 45, no. 4, pp. 821-825, April 1998.
    • (1998) IEEE Trans. Electron Devices , vol.45 , Issue.4 , pp. 821-825
    • Sleight, J.1    Rios, R.2
  • 18
    • 33846100229 scopus 로고    scopus 로고
    • Validation of MOSFET model source-drain symmetry
    • Sept.
    • C. Mcandrew, "Validation of MOSFET model source-drain symmetry, " IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 2202-2206, Sept. 2006.
    • (2006) IEEE Trans. Electron Devices , vol.53 , Issue.9 , pp. 2202-2206
    • McAndrew, C.1
  • 25
    • 6244304433 scopus 로고
    • Tunneling in a finite superlattice
    • R. Tsu and L. Esaki, "Tunneling in a finite superlattice, " Appl. Phys. Lett., vol. 22, no. 11, pp. 562-564, 1973.
    • (1973) Appl. Phys. Lett. , vol.22 , Issue.11 , pp. 562-564
    • Tsu, R.1    Esaki, L.2
  • 29
    • 0032122783 scopus 로고    scopus 로고
    • Impact of self-heating and thermal coupling on analog circuits in SOI CMOS
    • B. Tenbroek, M. Lee, W. Redman-White, R. Bunyan, and M. Uren, "Impact of self-heating and thermal coupling on analog circuits in SOI CMOS, " IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 1037-1046, 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , Issue.7 , pp. 1037-1046
    • Tenbroek, B.1    Lee, M.2    Redman-White, W.3    Bunyan, R.4    Uren, M.5
  • 33
    • 0032188543 scopus 로고    scopus 로고
    • A comparative analysis of the dynamic behavior of BTG/SOI MOSFETs and circuits with distributed body resistance
    • G. Workman and J. Fossum, "A comparative analysis of the dynamic behavior of BTG/SOI MOSFETs and circuits with distributed body resistance, " IEEE Trans. Electron Devices, vol. 45, no. 10, pp. 2138-2145, 1998.
    • (1998) IEEE Trans. Electron Devices , vol.45 , Issue.10 , pp. 2138-2145
    • Workman, G.1    Fossum, J.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.