Multiprocessor Systems-on-Chips

Multiprocessor Systems-on-Chips

Volumn , Issue , 2005, Pages

  Jerraya, Ahmed ^a   Wolf, Wayne ^b  

^a TIMA LABORATORY   (France)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84882915723     PISSN: None     EISSN: None     Source Type: Book    
DOI: None     Document Type: Book

References (682)

1. Kunimatsu A., Ide N., Sato T., Endo Y., Murakami H., Kamei T., Hirano M., Ishihara F., Tago H., Oka M., Ohba A., Yutaka T., Okada T., Suzuoki M. Vector unit architecture for emotion synthesis. IEEE Micro 2000, 20(2):40-47.
2. Culler D.E., Singh J.P., Gupta A. Parallel Computer Architecture: A Hardware/Software Approach 1999, Morgan Kaufman, San Francisco.
3. Waingold E., Taylor M., Srikrishna D., Sarkar V., Lee W., Lee V., Kim J., Frank M., Finch P., Barua R., Babb J., Amarasinghe S., Agarwal A. Baring it all to software: raw machines. IEEE Computer 1997, 30(9):86-93.
4. Haskell B.G., Puri A., Netravali A. Digital Video: An Introduction to MPEG-2 1996, Kluwer Academic Publishers, Boston.
5. Keutzer K., Newton A.R., Rabaey J.M., Sangiovanni-Vincentelli A. Systemlevel design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2000, 19(12).
6. Birnbaum M., Sachs H. How VSIA answers the SOC dilemma. IEEE Computer 1999, 32(6):42-50.
7. Dutta S., et al. Viper: a multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Design & Test of Computers September/October 2001.
8. Schlansker M.S., Rau B.R. EPIC: explicitly parallel instruction computing. IEEE Computer 2000, 33(2):37-45.
9. Kuroda T. Optimization and control of vDD and vT for low power, high speed CMOS design. International Conference on Computer Aided Design November, 2002, 28-34.
10. Duarte D., Tsai Y.F., Vijaykrishnan N., Irwin M.J. Evaluating run-time techniques for leakage power reduction techniques. Asia-Pacific Design Automation Conference January, 2001.
11. Brodersen R., Horowitz M., Markovic D., Nikolic B., Stojanovic V. Methods for true power minimization. International Conference on Computer Aided Design November, 2002, 35-42.
12. Rabaey J., Chandrakasan A., Nikolic B. Digital Integrated Circuits: A Design Perspective 2003, Prentice Hall, Englewood Cliffs, NJ.
13. Usami K., Horowitz M. Clustered voltage scaling techniques for low-power design. International Symposium on Low Power Electronics and Design April, 1995, 3-8.
14. Martin S., Flautner K., Mudge T., Blaauw V. Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads November, 2002, 712-725. ICCAD.
15. Itoh K., Sasaki K., Nakagome Y. Trends in low-power RAM circuit technologies. Proceedings of IEEE 1995, 83:524-543.
16. Kim S., Vijaykrishnan N., Kandemir M., Sivasubramaniam A., Irwin M.J., Geethanjali E. Power-aware partitioned cache architectures. Proceedings of the 2001 International Symposium on Low Power Electronics and Design (ISLPED'01) 2001, 64-67.
17. Chandrakasan A., Bowhill W.J., Fox F. Design of High-Performance Microprocessor Circuits 2001, IEEE Press, New York.
18. Inoue K., Ishihara T., Murakami K. Way-predicting set-associative cache for high performance and low energy consumption. Proceedings of the 1999 International Symposium on Low Power Electronics and Design (ISLPED'99) 1999, 273-275.
19. Powell M.D., Agarwal A., Vijaykumar T.N., Falsafi B., Roy K. Reducing set-associative cache energy via way-prediction and selective direct-mapping. Proceedings of the 34th Annual ACM/IEEE International Symposium on Microarchitecture 2001, 54-65.
20. Albonesi D.H. Selective cache ways: on-demand cache resource allocation. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture. (MICRO32) 1999, 248-259.
21. Kin J., Gupta M., Mangione-Smith W.H. The filter cache: an energy efficient memory structure. Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-30) 1997, 184-193.
22. Villa L., Zhang M., Asanovic K. Dynamic zero compression for cache energy reduction. Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-33) 2000, 214-220.
23. Catthoor F., et al. Custom Memory Management Methodology 1998, Kluwer Academic Publishers, Boston.
24. Yang S., Powell M.D., Falsafi B., Roy K., Vijaykumar T.N. An integrated circuit/architecture approach to reducing leakage in deep-submicron high- performance I-caches. Proceedings of Seventh International Symposium on High-Performance Computer Architecture (HPCA-7) 2001, 147-157.
25. Kaxiras S., Hu Z., Martonosi M. Cache decay: exploiting generational behavior to reduce cache leakage power. Proceedings of the 28th Annual International Symposium on Computer Architecture (ISCA-28) 2001, 240-251.
26. Chen G., Shetty R., Kandemir M., Vijaykrishnan N., Irwin M.J., Wolczko M. Tuning garbage collection in an embedded java environment. Proceedings of the Eighth International Symposium on High-Performance Computer Architecture (HPCA-8) 2002, 80-91.
27. der Meer P.R.V., Staveren A.V. Standby-current reduction for deep sub-micron VLSI CMOS circuits: smart series switch. The ProRISC/IEEE Workshop December, 2000, 401-404.
28. Nikolic B. State-preserving leakage control mechanisms. Gigascale Silicon Research Center Annual Report September, 2001.
29. Agarwal A., Li H., Roy K. Drg-cache: a data retention gated-ground cache for low power. Proceedings of the 39th Conference on Design Automation (DAC-39) 2002, 473-478.
30. Zhou H., Toburen M.C., Rotenberg E., Conte T.M. Adaptive mode control: a static-power-efficient cache design. The 10th International Conference on Parallel Architectures and Compilation Techniques (PACT'01) September, 2001, 61-70.
31. Flautner K., Kim N.S., Martin S., Blaauw D., Mudge T. Drowsy caches: simple techniques for reducing leakage power. Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA-29) 2002, 148-157.
32. Kim N.S., Flautner K., Blaauw D., Mudge T. Drowsy instruction caches-leakage power reduction using dynamic voltage scaling. Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-35) November, 2002.
33. Qin H., Rabaey J., J. Leakage suppression of embedded memories. Gigascale Silicon Research Center Annual Review 2002.
34. Heo S., Barr K., Hampton M., Asanovic K. Dynamic fine-grain leakage reduction using leakage-biased bitlines. Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA-29) 2002, 137-147.
35. Koyama T., Inoue K., Hanaki H., Yasue M., Iwata E. A 250-MHz single-chip multiprocessor for audio and video signal processing. IEEE Journal of Solid-State Circuits 2001, 36(11):1768-1774.
36. Olukotun K., Nayfeh B.A., Hammond L., Wilson K., Chang K. The case for a single-chip multiprocessor. The 8th Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IIV) 1996, 2-11.
37. Takahashi M., Takano H., Kaneko E., Suzuki S. A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor. 2nd IEEE Symposium on High-Performance Computer Architecture (HPCA'96) February, 1996, 314-322.
38. Woo S.C., Ohara M., Torrie E., Singh J., Gupta A. The splash-2 programs: characterization and methodological considerations. Proceedings of the 22nd Annual International Symposium on Computer Architecture 1995, 24-36.
39. Moshovos A., et al. JETTY: filtering snoops for reduced energy consumption in SMP servers. Proceedings of HPCA January, 2001, 85-96.
40. Saldhana C., Lipasti M. Power efficient cache coherence. Proceedings of the Workshop on Memory 2001, Performance Issues in conjunction with ISCA.
41. Ekman M., Dahlgren F., Stenstrm P. Evaluation of snoop-energy reduction techniques for chip-multiprocessors. Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking 2002, in conjunction with ISCA.
42. Ho R., Mai K., Horowitz M. The future of wires. Proceedings of the IEEE 2001, 89:490-504. 4.
43. Osborne S., Erdogan A., Arslan T., Robinson D. Bus encoding architecture for low-power implementation of an AMBA-based SoC Platform. IEEE Proceedings: Computers and Digital Techniques 2002, 149:152-156. 4.
44. Ramprasad S., Shanbhag N., Hajj I. Signal coding for low power: fundamental limits and practical realizations. International Symposium on Circuits and Systems May, 1998, vol. 2:1-4.
45. Stan M., Burleson W. Bus-invert coding for low-power I/O. IEEE Transactions on VLSI Systems 1995, 3(1):49-58.
46. Stan M., Burleson W. Low-power encodings for global communication in CMOS VLSI. IEEE Transactions on VLSI Systems 1997, 5(4):444-455.
47. Su C.L., Tsui C.Y., Despain A.M. Saving power in the control path of embedded processors. IEEE Design and Test of Computers 1994, 11(4):24-30.
48. Mehta H., Owens R.M., Irwin M.J. Some Isiues in Gray code addressing. Great Lakes Symposium on VLSI March, 1996, 178-180.
49. Musoll E., Lang T., Cortadella J. Working-zone encoding for reducing the energy in microprocessor address buses. IEEE Transactions on VLSI Systems 1998, 6(4):568-572.
50. Aghaghiri Y., Fallah F., Pedram M. ALBORZ: address level bus power optimization. International Symposium on Quality Electronic Design 2002, 470-475.
51. Benini L., De Micheli G., Macii E., Sciuto D., Silvano C. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems. Great Lakes Symposium on VLSI March, 1997, 77-82.
52. Aghaghiri Y., Fallah F., Pedram M. Reducing transitions on memory buses using sector-based encoding technique. International Symposium on Low Power Electronics and Design 2002, 190-195.
53. Cheng W-C., Pedram M. Power-optimal encoding for a DRAM address bus. IEEE Transactions on VLSI Systems 2002, 10(2):109-119.
54. Benini L., De Micheli G., Macii E., Poncino M., Quer S. Reducing power consumption of core-based systems by address bus encoding. IEEE Transactions on VLSI Systems 1998, 6(4):554-562.
55. Benini L., Macii A., Macii E., Poncino M., Scarsi R. Synthesis of low-overhead interfaces for power-efficient communication over wide buses. Design Automation Conference June, 1999, 128-133.
56. Cheng W-C., Pedram P. Chromatic encoding: a low power encoding technique for digital visual interface. Design, Automation and Test in Europe Conference 2002, 694-699.
57. Kim K-W., Baek K.-H., Shanbhag N., Liu C-L., Kang S-M. Coupling-driven signal encoding scheme for low-power interface design. International Conference on Computer Aided Design 2000, 318-321.
58. Sotiriadis P., Chandrakasan A. Low power bus coding techniques considering inter-wire capacitances. Custom Integrated Circuits Conference 2000, 507-510.
59. Hui Z., George V., Rabaey J. Low-swing on-chip signaling techniques: effectiveness and robustness. IEEE Transactions on VLSI Systems 2000, 8(3):264-272.
60. Svensson C. Optimum voltage swing on on-chip and off-chip interconnect. IEEE Journal of Solid-State Circuits 2001, 36(7):1108-1112.
61. Bertozzi D., Benini L., De Micheli G. Low power error resilient encoding for on-chip data buses. Design Automation and Test in Europe Conference 2002, 102-109.
62. Worm F., Thiran P., Ienne P., De Micheli G. An adaptive low-power transmission scheme for on-chip networks. International Symposium on System Synthesis 2002, 92-100.
63. Benini L., De Micheli G. Networks on chips: a new SoC paradigm. IEEE Computer 2002, 35:70-78.
64. Patel C., Chai S., Yalamanchili S., Shimmel D. Power constrained design of multiprocessor interconnection networks. IEEE International Conference on Computer Design 1997, 408-416.
65. Zhang H., Wan M., George V., Rabaey J. Interconnect architecture exploration for low-energy configurable single-chip DSPs. IEEE Computer Society Workshop on VLSI 1999, 2-8.
66. Dally W.J., Towles B. Route packets, not wires: on-chip interconnection networks. DAC 2001 June, 2001, 684-689.
67. Ye T., Benini L., De Micheli G. Packetized on-chip interconnect communication analysis for MPSoC. Design Automation and Test in Europe Conference 2003, 344-349.
68. Kadayif I., Kandemir M., Karakoy M. An energy saving strategy based on adaptive loop parallelization. Proceedings of the Design Automation Conference June, 2002.
69. Wolfe M. High Performance Compilers for Parallel Computing 1996, Addison Wesley, CA, Boston.
70. Carriero N., Gelernter D., Kaminsky D., Westbrook J. Adaptive Parallelism with Piranha. Technical Report 954 1993, Yale University, New Haven, CT.
71. Kandemir M., Zhang W., Karakoy M. Runtime code parallelization for on-chip multiprocessors. Proceedings of the 6th Design Automation and Test in Europe Conference March, 2003.
72. Kadayif I., Kandemir M., Sezer U. An integer linear programming based approach for parallelizing applications in on-chip multiprocessors. Proceedings of the Design Automation Conference June, 2002.
73. Basu K., Choudhary A., Pisharath J., Kandemir M. Power protocol: reducing power dissipation on off-chip data buses. International Symposium on Microarchitecture 2002, 345-355.
74. Benini L., De Micheli G., Macii A., Macii E., Poncino M. Reducing power consumption of dedicated processors through instruction set encoding. Great Lakes Symposium on VLSI February, 1998, 8-12.
75. Benini, L., De Micheli, G., Macii, E., Sciuto, D., and Silvano, C. Address bus encoding techniques for system-level power optimization, in Design Automation and Test in Europe, pp. 861-866, February, 1998.
76. Chen J., Jone W., Wang J., Lu H., Chen T. Segmented bus design for low-power systems. IEEE Transactions on VLSI Systems 1999, 7(1):25-29.
77. Komatsh S., Ikeda M., Asada K. Low power chip interface based on bus data encoding with adaptive code-book method. Great Lakes Symposium on VLSI 1999, 368-371.
78. Lv T., Henkel J., Lekatsas H., Wolf W. An adaptive dictionary encoding scheme for SOC data buses. Design Automation and Test in Europe Conference 2002, 1059-1064.
79. Mamidipaka M., Hirschberg D., Dutt N. Low power address encoding using self-organizing lists. International Symposium on Low Power Electronics and Design 2001, 188-193.
80. Kadayif I., Kandemir M., Vijaykrishnan N., Irwin M.J., Sivasubramaniam A. EAC: a compiler framework for high-level energy estimation and optimization. Proceedings of the 5th Design Automation and Test in Europe Conference (DATE'02) March, 2002.
81. Benini L., Bogliolo A., De Micheli G. A Survey of Design Techniques for SystemLevel Dynamic Power Management. IEEE Transactions on Very Large Scale Integration Systems June 2000, vol. 8(no. 3):299-316.
82. Ho R., Mai K., Horowitz M. The Future of Wires. Proceedings of the IEEE January 2001.
83. Dally J., Poulton W. Digital Systems Engineering 1998, Cambridge University Press.
84. Bertsekas D., Gallager R. Data Networks 1991, Prentice Hall.
85. Walrand J., Varaiya P. High Performance Communication Networks 2000, Morgan Kaufman.
86. Sylvester D., Keutzer K. A Global Wiring Paradigm for Deep Submicron Design. IEEE Transactions on CAD/ICAS February 2000, Vol. 19(No. 2):242-252.
87. Theis T. The future of Interconnection Technology. IBM Journal of Research and Development May 2000, Vol. 44(No. 3):379-390.
88. Deutsch A. Electrical Characteristics of Interconnections for High-Performance Systems. Proceedings of the IEEE February 1998, vol. 86:315-355. no. 2.
89. Bakoglu H. Circuits, Interconnections, and Packaging for VLSI 1990, Addison Wesley.
90. Worm F., Ienne P., Thiran P., De Micheli G. An Adaptive Lowpower Transmission Scheme for On-chip Networks, ISSS. Proceedings of IEEE Integrated System Synthesis Symposium 2002.
91. Yoshimura R., Koat T., Hatanaka S., Matsuoka T., Taniguchi K. DSCDMA Wired Bus with Simple Interconnection Topology for Parallel Processing System LSIs. IEEE Solid-State Circuits Conference Jan. 2000, 371.
92. Benini L., De Micheli G. System Level Power Optimization: Techniques and Tools. ACM Transactions on Design Automation of Electronic Systems April 2000, vol. 5(no. 2):115-192.
93. Prince B. Report on Cosmic Radiation Induced SER in SRAMs and DRAMs in Electronic Systems May 2000.
94. Cohen N., Sriram T., Leland N., Moyer D., Butler R., Flatley S. Soft Error Considerations for Deep Submicron CMOS Circuit Applications, IEDM. Proceedings of IEEE International Electron Device Meeting 1999, 315-318.
95. Nicolaidis M. Time Redundancy Based Soft Error Tolerance to Rescue Nanometer Technologies. Proceedings VTS 1999.
96. Benini L., De Micheli G., Macii E., Poncino M., Quer S. Power Optimization of Corebased Systems by Address Bus Encoding. IEEE Transactions on Very Large Scale Integration Systems Dec. 1998, vol. 6(no. 4):5785-5788.
97. Duato J., Yalamanchili S., Ni L. Interconnection Networks: An Engineering Approach 2003, Morgan Kaufmann.
98. Aldworth P. System-on-a-Chip Bus Architecture for Embedded Applications. IEEE International Conference on Computer Design 1999, 297-298.
99. Cordan B. An Efficient Bus Architecture for System-on-chip Design. IEEE Custom Integrated Circuits Conference 1999, 623-626.
100. Remaklus W. On-chip Bus Structure for Custom Core Logic Design 1998, 714. IEEE Wescon.
101. Weber W. CPU Performance Comparison: Standard Computer Bus Versus Silicon Bacplane http://www.sonics.com.
102. Winegarden S.A. Bus Architecture Centric Configurable Processor System. IEEE Custom Integrated Circuits Conference 1999, 627-630.
103. Ackland B., et al. A Single Chip, 1.6Billion, 16b MAC/s Multiprocessor DSP. IEEE Journal of Solid State Circuits March 2000, vol. 35(no. 3).
104. Agrawal A. Raw Computation August 1999, Scientific American.
105. Patel C., Chai S., Yalamanchili S., Shimmel D. Power Constrained Design of Multiprocessor Interconnection Networks. IEEE International Conference on Computer Design 1997, 408-416.
106. Lee S.Y., Song S.J., Lee K., Woo J.H., Kim S.E., Nam B.G., Yoo H.J. An 800 MHz Starconnected On-chip Network for Application to Systems On a Chip. IEEE Solid State Circuits Conference 2003, 468-469.
107. Bertozzi D., Benini G., De Micheli L. LowPower ErrorResilient Encoding for On-chip Data Busses, DATE. International Conference on Design and Test Europe 2002, 102-109.
108. Hegde R., Shanbhag N. Toward Achieving Energy Efficiency in Presence of Deep Submicron Noise. IEEE Transactions on VLSI Systems August 2000, (no. 4):379-391.
109. Adriahantenana A., Greiner A. Micronetwork for SoC: Implementation of a 32bit SPIN Network. Design Automation and Test in Europe Conference 2003, 1129.
110. Guerrier P., Grenier A. A Generic Architecture for On-chip Packets-witched Interconnections. Design Automation and Test in Europe Conference 2000, 250-256.
111. Dall'Osso M., Biccari G., Giovannini L., Bertozzi D., Benini L. Xpipes: A Latency Insensitive Parameterized Network-on-chip Architecture for Multiprocessor SoCs. International Conference on Computer Design 2003, 536-539.
112. Dally, W. and Towles, B. Route Packets, Not Wires: On-chip Interconnection Networks DAC, Proceedings of the 38th Design Automation Conference, pp. 684-689.
113. Goossens K., van Meerbergen J., Peeters A., Wielage P. Networks on Silicon: Combining Best Efforts and Guranteed Services. Design Automation and Test in Europe Conference 2002, 423-427.
114. Dumitra T., Kerner S., Marculescu R. Towards On-chip Fault Tolerant Communication. ASPDAC Proceedings of the Asian South Pacific Design Automation Conference 2003, 225-232.
115. Nilsson M., Millberg E., Oberg J., Jantsch A. Load Distribution with the Proximity Congestion Awareness in a Networks on Chip. Proceedings of Design Automation and Test in Europe March 2003, 1126-1127.
116. Kumar S., Jantsch A., Soininen J., Forsell M., Millberg M., oberg J., Tiensyrj K., Hemani A. A Network on Chip Architecture and Design Methodology. Proceedings of IEEE Computer Society Annual Symposium on VLSI April 2002, 105-112.
117. Ye T., Benini L., De Micheli G. Packetization and Routing Analysis of On-chip Multiprocessor Networks. Journal of System Architecture 2004.
118. Ye T., Benini G., De Micheli L. Packetized On-chip Interconnect Communication Analysis, DATE. International Conference on Design and Test Europe 2003, 344-349.
119. Wingard D. Micro Network Based Integration, for SOCs. Design Automation Conference 2001, 673-677.
120. Lahiri K., Raghunathan A., Lakshminarayana G. LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs. Design Automation Conference 2001, 15-20.
121. Andrews G. Foundations of Multithreaded. Parallel and Distributed Programming 2000, Addison Wesley.
122. Culler D., Pal Singh J., Gupta A. Parallel Computer Architecture: a Hardware/Software Approach 1999, Morgan Kaufman.
123. Lee E., Sangiovanni-Vincentelli A. A Framework for Comparing Models of Computation. IEEE Transactions on Computer-Aided Design of Circuits and Systems Dec. 1998, Vol. 17(no. 12):1217-1229.
124. Leopold C. Parallel and Distributed Computing: a Survey of Models, Paradigms and Approaches 2001, Wiley Interscience.
125. Janka R., Willis L., Baumstark L. Virtual Benchmarking and Model continuity in Prototyping Embedded Multiprocessor Signal Processing Systems. IEEE Transaction onf Software Engineering Sept. 2002, vol. 28(no. 9):836-846.
126. Kanevsky A., Skjellum A., Rounbehler A. MPI/RT an Emerging Standard for High-performance Realtime Systems. IEEE International Conference on System Sciences 1998, Vol. 3:157-166.
127. ElRewini H., Ali H., Lewis T. Task Scheduling in Parallel and Distributed Systems 1994, PrenticeHall.
128. Panda R., Dutt N., Nicolau A., Catthoor F., Vandercappelle A., Brockmeyer E., Kulkarni C., De Greef E. Data Memory Organization and Optimition in Applicationspecific Systems. IEEE Design & Test of Computers May June 2002, Vol.18(no. 3):5658.
129. RTEMS Embedded Real-Time Opensource Operating System http://www.rtems.com.
130. VSPWorks. Small Footprint Kernel Optimized for DSP http://www.windriver.com.
131. Gauthier L., Yoo S., Jerraya A. Automatic Generation and Targeting of Application-specific Operating Systems and Embedded Systemes Software. IEEE Computer Aided Design of Integrated Circuits and Systems Nov. 2001, vol. 20(no. 11):1293-1301.
132. Verhulst E The Rationale for Distributed Semantics as a Topology Independent System Design Methodology and Its Implementation In the Virtuoso RTOS. Design Automation for Embedded Systems 2002, vol. 6:277-294.
133. Lavagno L., Dey S., Gupta R. Specification, Modeling and Design Tools for Systemon-chip. AsiaPacific Design Automation Conference Jan. 2002, 21-23.
134. Muchnick S. Advanced Compiler Design and Implementation 1997, Morgan & Kaufman.
135. Catthoor F., Wuytack S., De Greef E., Balasa F., Nachtergaele L., Vandecappelle A. Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design 1998, Kluwer.
136. Janka R., Judd R., Lebak J., Richards M., Campbell D. VSIPL: An Object-based Open Standard API for Vector, Signal and Image Processing. IEEE Conference on Acoustic, Speech and Signal Processing 2001, 949-952.
137. Groetker T., Liao S., Martin G., Swan S. System Design with SystemC 2002, Kluwer.
138. Benini L., Bertozzi D., Bruni D., Drago N., Fummi F., Poncino M. SystemC Co-Simulation of Multi-Processor Systems-on-Chip. IEEE International Conference on Computer Design 2002, 494-499.
139. Altman E., Ebcioglu K., Gachwind M., Sathaye S. Advances and Future Challenges in Binary Translation and Optimization. Proceedings of the IEEE Nov. 2001, vol. 89:1710-1722. no. 11.
140. Benini L., De Micheli G. Networks on Chips: A New SoC Paradigm January 2002, 7078. IEEE Computers.
141. Benini L., De Micheli G. Powering Networks on Chips: Energy Efficient and Reliable Interconnect Design for SoCs. ISSS, Proceedings of the International Symposium on System Synthesis October 2001, 3338.
142. Ditzel D. Transmeta's Crusoe: Cool Chips for Mobile Computing. Hot Chips Symposium 2000.
143. Leiserson C. Fattrees: Universal Networks for Hardware Efficient Supercomputing. IEEE Transactions on Computers October 1985, vol. 34(no. 10):892-901.
144. Montanaro J.A., et al. 160MHz, 32b, 0.5W CMOS RISC Microprocessor. IEEE Journal of Solid-State Circuits Nov. 1996, vol. 31(no. 11):1703-1714.
145. Zhang H., Prabhu V., George V., Wan M., Benes M., Abnous A., Rabaey J.A. 1V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing. IEEE Journal of Solid-State Circuits Nov. 2000, vol. 35(no. 11):1697-1704.
146. Srivatsa J. Embedded Microprocessors: Pushing Towards Higher Performance, Embedded Processors March 2002, iSuppli Corp.
147. Hand T. Real-time Systems Need Predictability, Computer Design (RISC Supplement) August 1989, 57-59.
148. Anantaraman A., Seth K., Patil K., Rotenberg E., Mueller F. Virtual Simple Architecture: Exceeding the Complexity Limit in Safe Real-time Systems. Proceedings of the 30th International Symposium on Computer Architecture July 2003, 350-361.
149. Rau B.R., Fisher J.A. Instruction-level Parallel Processing: History, Overview, and Perspective. Journal of Supercomputing, Special Issue July 1993, 7:9-50.
150. Burks A.W., Goldstine H.H., von Neumann J. Preliminary Discussion of the Logical Design of an Electronic Computing Instrument. Report to the U.S. Army Ordinance Department 1946.
151. Cisco Inc. Cisco's Toaster 2 Chip Receives the Microprocessor Report Analyst's Choice 2001 Award for Best Network Processor http://www.cisco.com.
152. Shah N., Keutzer K. Network Processors: Origin of Species. Proceedings of the 17th International Symposium on Computer and Information Sciences October 2002.
153. Suryanarayanan D. A Methodology for Study of Network Processing Architectures. MS Thesis July 2001, North Carolina State University.
154. nd International Symposium on Microarchitecture November 1999, 62-71.
155. GeForce4 Ti Product Overview http://www.nvidia.com/docs/lo/1467/SUPP/PO_GeForce4_Ti_92502.pdf.
156. Watlington J.A. Video & Graphics Processors: 1997 May 1997, MIT Media Laboratory.
157. Katevenis M.G.H. Reduced Instruction Set Computer Architectures for VLSI. CS Division Report No. UCB/CSD 83/141 October 1983, University of California, Berkeley, CA.
158. Patterson D. A Reduced Instruction Set Computers. CACM January 1985, 28(1):8-21.
159. Hennessy J., Jouppi N., Gill J., Baskett F., Strong A., Gross T., Rowen C., Leonard J. The MIPS machine. Proceedings of the IEEE Compcon February 1982, 2-7.
160. Hinton G., Sager D., Upton M., Boggs D., Carmean D., Kyker A., Roussel P. The Microarchitecture of the Pentiumò 4 Processor. Intel Technology Journal, 1st Quarter 2001.
161. Tendler J.M., Dodson J.S., Fields J.S., Le H., Sinharoy B. POWER4 System Microarchitecture. IBM Journal of Research and Development January 2002, 46(1):5-25.
162. Ball T., Larus J. Branch prediction for free. Proceedings of the SIGPLAN'93 Conference on Programming Language Design and Implementation June 1993, 300-313.
163. Smith J.E. A Study of Branch Prediction Strategies. Proceedings of the 8th annual International Symposium on Computer Architecture May 1981, 135-148.
164. Hwu W.W., Conte T.M., Chang P.P. Comparing Software and Hardware Schemes for Reducing the Cost of Branches. Proceedings of the 16th Annual International Symposium on Computer Architecture June 1989, 224-233.
165. McFarling S., Hennessy J.L. Reducing the cost of branches. Proceedings of the 13th Annual Symposium on Computer Architecture June 1986, 396-403.
166. McFarling S. Combining branch predictors. WRL Technical Note TN-36 1993.
167. Pan S., So K., Rahmeh J.T. Improving the accuracy of dynamic branch prediction using branch correlation. ACM Computer Architecture News October 1992, vol. 20:76-84.
168. Yeh T-Y., Patt Y.N. Two-level adaptive branch prediction. Proceedings of the 24th ACM/IEEE International Symposium on Microarchitecture November 1991, 51-61.
169. Lee J.K.F., Smith A.J. Branch prediction strategies and branch target buffer design. IEEE Computer January 1984, vol. 17(1):6-22.
170. Wulf W.A., McKee S.A. Hitting the Memory Wall: Implications of the Obvious. Computer Architecture News March 1995, 23(1):20-24.
171. Tullsen D.M., Eggers S.J., Emer J.S., Levy H.M., Lo J.L., Stamm R.L. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. Proceedings of the 23rd Annual International symposium on Computer Architecture May 1996.
172. Smith B.J. Architecture and applications of the HEP multiprocessor computer system. SPIE Real-Time Signal Processing IV August 1981, 241-248.
173. Tullsen D.M., Eggers S.J., Levy H.M. Simultaneous Multithreading: Maximizing On-Chip Parallelism. Proceedings of the 22nd Annual International Symposium on Computer Architecture June 1995.
174. Yamamoto W., Nemirovsky M. Increasing superscalar performance through multistreaming. Proceedings of the Conference on Parallel Architectures and Compilation Techniques June 1995, 49-58.
175. Lo J.L., Eggers S.J., Emer J.S., Levy R., Stamm R.M., Tullsen D.M. Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading. ACM Transactions on Computer Systems 1997, 15(3):322-354.
176. http://www.arm.com/markets.
177. Ubicom The Ubicom IP3023 Wireless Network Processor. White Paper April 2003, http://www.ubicom.com/pdfs/products/ip3000/processor/WP-IP3023WNP.
178. http://www.arm.com/arm/documentation.
179. http://www.arm.com/armtech/ARM10_Thumb.
180. http://www.arm.com/armtech/ARM11.
181. http://www.arm.com/armtech/ARM7_Thumb.
182. http://www.arm.com/armtech/ARM9_Thumb.
183. http://www.arm.com/armtech/ARM9E_Thumb.
184. Furber S. Arm System-on-Chip Architecture August 2000, Addison-Wesley Pub. Co. 2nd edition.
185. Kaeli D., Emma P. Branch history table prediction of moving target branches due to subroutine returns. Proceedings of the 18th International Symposium on Computer Architecture May 1991.
186. http://www-3.ibm.com/chips/techlib/techlib.nsf/products/PowerPC_440_Embe dded_Core.
187. http://www.mips.com/content/PressRoom/PressKits/files/mips32_24k.pdf.
188. Pentium Processor Architecture Overview http://www.intel.com/design/intarch/techinfo/pentium/PDF/archfeat.pdf.
189. Bondi J.O., Nanda A.K., Dutta S. Integrating a misprediction recovery cache (MRC) into a superscalar pipeline. Proceedings of the 29th International Symposium on Microarchitecture December 1996, 14-23.
190. Halfhill T.R. Ubicom's New NPU Stays Small. Microprocessor Report April 2003.
191. Alverson R., Callahan D., Cummings D., Koblenz B., Porterfield A., Smith B. The Tera Computer System. Proceedings of the International Conference on Supercomputing June 1990, 1-6.
192. Arnold R., Mueller F.B., Whalley D., Harmon M. Bounding worst-case instruction cache performance. IEEE Real-Time Systems Symposium December 1994, 172-181.
193. Healy C.A., Whalley D.B., Harmon M.G. Integrating the timing analysis of pipelining and instruction caching. IEEE Real-Time Systems Symposium December 1995, 288-297.
194. Kim S., Min S., Ha R. Efficient worst case timing analysis of data caching. Real-Time Technology and Applications Symposium June 1996.
195. Lim S-S., Bae Y.H., Jang T., Rhee B-D., Min L., Park C.Y., Shin H., Kim C.S. An accurate worst case timing analysis for RISC processors. IEEE Real-Time Systems Symposium December 1994, 97-108.
196. Li Y-T.S., Malik S., Wolfe A. Efficient microarchitecture, modeling and path analysis for real-time software. IEEE Real-Time Systems Symposium December 1995, 298-397.
197. Li Y-T.S., Malik S., Wolfe A. Cache modeling for real-time software: Beyond direct mapped instruction caches. IEEE Real-Time Systems Symposium December 1996, 254-263.
198. Mueller F. Timing analysis for instruction caches. Real-Time Systems May 2000, 18(2/3):209-239.
199. Bate I., Conmy P., Kelly T., McDermid J. Use of modern processors in safety critical applications. The Computer Journal 2002, 44(6):531-543.
200. Engblom J. On hardware and hardware models for embedded real-time systems. IEEE Workshop on Real-Time Embedded Systems December 2001.
201. Pillai P., Shin K.G. Real-time dynamic voltage scaling for low-power embedded operating systems. Proceedings of ACM Symposium on Operating Systems Principles December 2001, 89-102.
202. TM core. White Paper September 2000, http://www.arm.com/pdfs/comparison-arm7.
203. TM microarchitecture. White Paper April 2002, http://www.arm.com/pdfs/ARM11%20Microarchitecture%20White%20Paper.pdf.
204. Snyder C.D. ARM Family Expands at EPF. Microprocessor Report June 2002.
205. Goering R. Productivity may stumble at 100 nm. Electronic Engineering Times September 23, 2003.
206. Wilson R. Chip industry tackles escalating mask costs. Electronic Engineering Times June 17, 2002.
207. The National Technology Roadmap for Semiconductors 1997, Semiconductor Industry Association, San Jose, California. L. Wilson (Ed.).
208. Bell G., Newell A. The PMS and ISP descriptive systems for computer structures. Proceedings of the Spring Joint Computer Conference 1970, AFIPS Press.
209. http://gcc.gnu.org.
210. Van Praet J., Goosens G., Lanner D., De Man H. Instruction set definition and Instruction selection for ASIP. High Level Synthesis Symp 1994, 1116.
211. Zimmermann G. The Mimola Design System-A Computer Aided Digital Processor Design Method. Proceedings of the 16th Design Automation Conference 1979.
212. Corporaal H., Lamberts R. TTA processor synthesis. First Annual Conference of ASCI May, 1995.
213. Pees S., Hoffmann A., Zivojnovic V., Meyr H. LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. Proceedings of the Design Automation Conference 1999.
214. http://www.arc.com.
215. Aditya S., Rau B.R., Kathail V. Automatic Architectural Synthesis of VLIW and EPIC Processors. 12th International Symposium on System Synthesis 1999.
216. Faraboschi P., Brown G., Fisher J., Desoli G. Lx: A technology platform for customizable VLIW embedded processing. Proceedings of the 27th Annual International Symposium on Computer Architecture June, 2000.
217. Wang A., Killian E., Maydan D., Rowen C. Hardware/Software Instruction Set Configurability for System-on-Chip Processors. Proceedings of the Design Automation Conference June, 2001.
218. Gonzalez R. Configurable and Extensible Processors Change System Design. Hot Chips 1999, 11.
219. http://www.eembc.org.
220. http://www.arm.com.
221. http://www.necel.com.
222. http://www.mips.com.
223. http://www.semiconductors.philips.com.
224. http://www.st.com.
225. http://www.st.com.
226. http://www.mentor.com/seamless.
227. Christensen C. The Innovator's Dilemma 1997, Harvard Business School Press, Boston.
228. Rowen C., Maydan D. Automatic Processor Generation for System-on-Chip. 27th European Solid-State Circuits Conference September 2001.
229. Chang H., Cooke L., Hunt M., Martin G., McNelly A., Todd L. Surviving the SOC Revolution-A Guide to Platform-Based Design 1999, Kluwer Academic Publishers.
230. http://www.semiconductors.philips.com/platforms/nexperia.
231. de Oliveira J.A., van Antwerpen H. The Philips Nexperia Digital Video Platform. Winning the SoC Revolution 2003, 67-96. Kluwer Academic Publishers. G. Martin, H. Chang (Eds.).
232. Dutta S., Jensen R., Rieckmann A. Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems. IEEE Design and Test of Computers Sep.-Oct. 2001, 21-31.
233. Buttazzo G. Real-Time Computing Systems-Predictable Scheduling Algorithms and Applications 2002, Kluwer Academic Publishers.
234. Tindell K., Clark J. Holistic Schedulability for Distributed Hard Real-Time Systems. Euromicro Journal 1994, vol. 40:117-134.
235. Mentor Graphics, Seamless Co-Verification Environment http://www.mentor.com/seamless.
236. Axys Design Automation, MaxSim Developer Suite http://www.axysdesign.com.
237. Krolikoski S., Schirrmeister F., Salefski B., Rowson J., Martin G. Methodology and technology for virtual component driven hardware/software co-design on the system-level. IEEE International Symposium on Circuits and Systems ISCAS '99 June 1999, 456-459.
238. AbsInt.Worst Case Execution Time Analyses http://www.absint.com/wcet.htm.
239. Li Y-T.S., Malik S. Performance Analysis of Real-Time Embedded Software 1999, Kluwer Academic Publishers.
240. Theiling H., Ferdinand C.H. Combining Abstract Interpretation and ILP for Microarchitecture Modelling and Program Path Analysis. Proc. 19th IEEE Real-Time Systems Symposium Dec. 1998, 144-153.
241. Wolf F. Behavioral Intervals in Embedded Software 2002, Kluwer Academic Publishers.
242. Wolf F., Ernst R., Ye W. Path clustering in software timing analysis. IEEE Transactions on VLSI Systems Dec. 2001, 773-782.
243. Hergenhan A., Rosenstiel W. Static timing analysis of embedded software on advanced processor architectures. Proc. of Design, Automation and Test in Europe March 2000, 552-559.
244. Ferdinand C.H., et al. Reliable and Precise WCET Determination for a Real-Life Processor. LNCS 2211 Oct. 2001, 469ff. Lake Tahoe, USA, Springer.
245. Kim S-K., Min S., Ha R. Efficient worst case timing analysis of data caching. Proc. of IEEE Real-Time Technology and Applications Symposium 1996, 230-240.
246. Lim S., Bae Y., Jang G., Rhee B., Min S., Park C., Shin H., Park K., Moon S., Kim C. An accurate worst case timing analysis for RISC processors. Transactions on Software Engineering July 1995, 593-604.
247. Knudsen P.V., Madsen J. Integrating Communication Protocol Selection with Hardware/Software Codesign. IEEE Transactions on CAD 8, Aug. 1999, vol. 18:1077-1095.
248. Balarin F. STARS of MPEG decoder: a case study in worst-case analysis of discreteevent systems. Proc. 9th International Symposium on Hardware/Software Codesign (CODES01) April 2001, 104-108.
249. Bhattacharyya S.S., Murthy P.K., Lee E.A. Software Synthesis from Dataflow Graphs 1996, Kluwer Academic Publishers.
250. Lee E.A., Messerschmitt D.G. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers Jan. 1987, vol. 36(1):24-35.
251. Kopetz H. Real-Time Systems-Design Principles for Distributed Embedded Applications 1997, Kluwer Academic Publishers.
252. Sonics SiliconBackplane MicroNetwork Overview http://www.sonicsinc.com/sonics/products/siliconbackplane.
253. Wingard D. MicroNetwork-based integration for SOCs. Proc. Design Automation Conference (DAC01), 2001 June 2001, 673-677.
254. Liu C.L., Layland J.W. Scheduling algorithms for multiprogramming in a hardreal time environment. Journal of the ACM 1973, vol. 20(1):46-61.
255. Sha L., Rajkumar R., Sathaye S.S. Generalized Rate-Monotonic Scheduling Theory: A Framework for Developing Real-Time Systems. Proc. of the IEEE 1994, vol. 82:86.
256. Yen T., Wolf W.H. Performance estimation for real-time distributed embedded systems. IEEE Transactions on Parallel and Distributed Systems Nov. 1998, vol. 9(11):1125-1136.
257. Lehoczky J. Fixed priority scheduling of periodic task sets with arbitrary deadlines. Proc. Real-Time Systems Symposium 1990, 201-209.
258. Audsley N.C., Burns A., Richardson M.F., Tindell K., Wellings A.J. Applying new scheduling theory to static priority preemptive scheduling. Journal of Real-Time Systems 1993, vol. 8(5):284-292.
259. Blazewicz J. Modeling and Performance Evaluation of Computer Systems, Chapter Scheduling Dependent Tasks with Different Arrival Times to Meet Deadlines 1976, North-Holland, Amsterdam.
260. Ziegenbein D., Uerpmann J., Ernst R. Dynamic Response Time Optimization for SDF Graphs. Proc. International Conference on Computer-Aided Design (ICCAD2000) 2000, 135-141.
261. Gresser K. An Event Model for Deadline Verification of Hard Real-Time Systems. Proc. of 5th Euromicro Workshop on Real-Time Systems 1993, 118-123.
262. Pop P., Eles P., Peng Z. Bus access optimization for distributed embedded systems based on schedulability analysis. Proc. Design, Automation and Test in Europe (DATE00) 2000, 567-574.
263. Pop T., Eles P., Peng Z. Holistic Scheduling and Analysis of Mixed Time/Event-Triggered Distributed Embedded Systems. Proc. 10th International Symposium on Hardware/Software Codesign (CODES02) 2002, 187-192.
264. Thiele L., Chakraborty S., Naedele M. Real-time Calculus For Scheduling Hard Real-Time Systems. International Symposium on Circuits and Systems (ISCAS 2000), Geneva, Switzerland March 2000, vol. 4:101-104.
265. Chakraborty S., Erlebach T., Künzli S., Thiele L. Schedulability of Event-Driven Code Blocks in Real-Time Embedded Systems. Proc. 39th Design Automation Conference (DAC02) 2002, 161-621.
266. Richter K., Ernst R. Event Model Interfaces for Heterogeneous System Analysis. Proc. 5th Design, Automation and Test Conference (DATE02) 2002, 506-513.
267. Richter K., Ziegenbein D., Jersak M., Ernst R. Model Composition for Scheduling Analysis in Platform Design. Proc. 39th Design Automation Conference (DAC02) 2002, 287-292.
268. Richter K., Jersak M., Ernst R. A Formal Approach to MpSoC Performance Verification. IEEE Computer April 2003, vol. 36(4):60-67.
269. Richter K., Racu R., Ernst R. Scheduling Analysis Integration for Heterogeneous Multiprocessor SoC. IEEE Real-Time Systems Symposium (RTSS) December 2003, 236-245.
270. http://www.spi-project.org.
271. Ernst R., Ziegenbein D., Richter K., Thiele L., Teich J. Hardware/software codesign of embedded systems-The SPI Workbench. Proc. IEEE Workshop on VLSI June 1999, 9-17.
272. Tindell K. An Extendible Approach for Analysing Fixed Priority Hard Real-Time Systems. Journal of Real-Time Systems 1994, vol. 6(2):133-152.
273. Ziegenbein D., Richter K., Ernst R., Thiele L., Teich J. SPI-a system model for heterogeneously specified embedded systems. IEEE Transactions Very Large Scale Integration (VLSI) Systems 2002, 379-389.
274. Dally W.J., Towles B. Route Packets Not Wires: On-Chip Inter-connection Networks. Proc Design Automation Conf. June 2001, 684-689.
275. Ho R., Mai K.W., Horowitz M.A. The Future of Wires. Proc IEEE Apr. 2001, vol. 89:490-504.
276. Sylvester D., Keutzer K. A Global Wiring Paradigm for Deep Submicron Design. IEEE Trans Computer-aided Design Feb. 2000, vol. 19:242-252.
277. OMI 324 PI Bus, Rev 0. 3d. OMI Standards Draft, 1994 Siemens AG.
278. AMBA 2.0 Specification http://www.arm.com/armtech/AMBA.
279. CoreConnect Bus Architecture http://www.chips.ibm.com/products/coreconnect.
280. Turner J., Yamanaka N. Architectural Choices in Large Scale ATM Switches. IEICE Trans on Communications Feb. 1998, vol. E-81B:120-137.
281. Adriahantenaina A., Charlery H., Greiner A., Mortiez L., Zeferino C.A. SPIN: A Scalable, Packet Switched, On-Chip Micro-Network. Proc Design Automation & Test Europe (DATE) Conf. 2003, 70-73.
282. Karim F., Nguyen A., Dey S. An Interconnect Architecture for Networking System-on-Chips. IEEE Micro Oct. 2002, vol. 22:36-45.
283. Crossbow Technologies http://www.crossbowip.com.
284. Tanenbaum A.S. Computer Networks 1989, Prentice Hall, Englewood Cliffs, N.J.
285. Benini L., Micheli G.D. Networks on Chips: A new Paradigm for SoC Design. IEEE Computer 2002, vol. 35(no. 1):70-78.
286. Sonics Integration Architecture.Sonics http://www.sonicsinc.com.
287. Wingard D., Kurosawa A. Integration Architecture for System-on-a-Chip Design. Proc Custom Integrated Circuits Conf. 1998, 85-88.
288. Lahiri K., Lakshminarayana G., Raghunathan A. LOTTERYBUS: A New Communication Architecture for High-Performance System-on-Chip Designs. Proc Design Automation Conf. June 2001, 15-20.
289. Yoshimura R., Boon K.T., Ogawa T., Hatanaka S., Matsuoka T., Taniguchi K. DS-CDMA Wired Bus With Simple Interconnection Topology for Parallel Processing System LSIs. Proc Int Solid-State Circuits Conf. 2000, 370-371.
290. Viterbi A.J. CDMA: Principles of Spread Spectrum Communication 1995, Prentice Hall.
291. Zhu X., Malik S. A Hierarchical Modeling Framework for On-Chip Communication Architectures. Proc Int Conf Computer-Aided Design Nov. 2002.
292. Virtual Component Interface Standard Version 2 http://www.vsia.org/resources/VSIAStandards.htm.
293. Open Core Protocol International Partnership (OCP-IP) http://www.ocpip.org.
294. Rowson J.A., Sangiovanni-Vincentelli A. Interface Based Design. Proc Design Automation Conf. June 1997, 178-183.
295. Carloni L.P., McMillan K.L., Sangiovanni-Vincentelli A.L. Theory of Latency-Insensitive Design. IEEE Trans Computer-Aided Design Sept. 2001, vol. 20.
296. Passerone R., Rowson J.A., Sangiovanni-Vincentelli A. Automatic Synthesis of Interfaces Between Incompatible Protocols. Proc Design Automation Conf. June 1998, 8-13.
297. Yoo S., Nicolescu G., Lyonnard D., Baghadi A., Jerraya A.A. A Generic Wrapper Architecture for Multi-Processor SoC Cosimulation and Design. Proc International Symposium on Hardware/Software Codesign Apr. 2001, 195-200.
298. Lyonnard D., Yoo S., Baghdadi A., Jerraya A.A. Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip. Proc Design Automation Conf. June 2001, 518-523.
299. Hines K., Borriello G. Optimizing Communication in Embedded System Cosimulation. Proc International Symposium on Hardware/Software Codesign Mar. 1997, 121-125.
300. Gerin P., Yoo S., Nicolescu G., Jerraya A.A. Scalable and Flexible Cosimulation of SoC Designs with Heterogeneous Multi-Processor Target Architectures. Proc Asia and South Pacific Design Automation Conference (ASP-DAC) June 2001, 62-68.
301. Li Y., Henkel J. A Framework for Estimating and Minimizing the Energy Dissipation of HW/SW Embedded Systems. Proc Design Automation Conf. June 1998, 188-193.
302. Simunic T., Benini L., De Micheli G. Cycle Accurate simulation of Energy Consumption in Embedded Systems. Proc Design Automation Conf. June 1999, 867-872.
303. Lajolo M., Raghunathan A., Dey S., Lavagno L., Sangiovanni-Vincentelli A. Co-Simulation Based Power Estimation for System-on-Chip Design. IEEE Trans VLSI Systems June 2002, vol. 10:253-266.
304. Yen T., Wolf W. Communication Synthesis for Distributed Embedded Systems. Proc Int Conf Computer-Aided Deisgn Nov. 1995, 288-294.
305. Daveau J., Ismail T.B., Jerraya A.A. Synthesis of System-Level Communication by an Allocation Based Approach. Proc Int Symp System Level Synthesis Sept. 1995, 150-155.
306. Dey S., Bommu S. Performance Analysis of a System of Communicating Processes. Proc Int Conf Computer-Aided Design Nov. 1997, 590-597.
307. Knudsen P., Madsen J. Integrating Communication Protocol Selection with Partitioning in Hard-ware/Software Codesign. Proc Int Symp System Level Synthesis Dec. 1998, 111-116.
308. Gasteier, M., and Glesner, M. Bus-based Communication Synthesis on System Level, in ACM Trans Design Automation Electronic Systems, pp. 1-11, Jan. 1999.
309. Dave B., Lakshminarayana G., Jha N.K. COSYN: Hardware-Software Co-Synthesis of Embedded Systems. Proc Design Automation Conf. June 1997, 703-708.
310. Kirovski D., Potkonjak M. System-Level Synthesis of Low-Power Hard Real-Time Systems. Proc Design Automation Conf. June 1997, 697-702.
311. Lieverse P., Wolf P.V.D., Deprettere E. A Trace Transformation Technique for Communication Refinement. Proc International Symposium on Hardware/Software Codesign Apr. 2001.
312. Lieverse, P., Wolf, P. V. D., Vissers, K., and Deprettere, E. A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems, in J VLSI Signal Processing, Nov. 2001.
313. Givargis T.D., Vahid F., Henkel J. Trace-Driven System-Level Power Evaluation of System-on-a-Chip Peripheral Cores. Proc Asia and South Pacific Design Automation Conference (ASP-DAC) Jan 2001, 306-311.
314. Lahiri K., Raghunathan A., Dey S. System-Level Performance Analysis for Designing On-Chip Communication Architectures. IEEE Trans Computer-Aided Design June 2001, vol. 20:768-783.
315. Lahiri K., Raghunathan A., Dey S. Fast System-Level Power Profiling for Battery-Efficient System Design. Proc International Symposium on Hardware/Software Codesign May 2002, 157-162.
316. Lahiri K., Raghunathan A., Dey S. Efficient Exploration of the SoC Communication Architecture Design Space. Proc Int Conf Computer-Aided Design Nov. 2000, 424-430.
317. Drinic M., Kirovski D., Meguerdichian S., Potkonjak M. Latency Guided On-Chip Bus Network Design. Proc Int Conf Computer-Aided Design 2000, 420-423.
318. Pinto A., Carloni L.P., Sangiovanni-Vincentelli A. Constraint-Driven Communication Synthesis. Proc Design Automation Conf. June 2002, 783-788.
319. Kernighan B., Lin S. An Efficient Heuristic Procedure for Partitioning Graphs. Bell Systems Technical Journal 1970, vol. 49:291-307.
320. Lahiri K., Raghunathan A., Lakshminarayana G., Dey S. Communication Architecture Tuners: A Methodology for the Design of High Performance Communication Architectures for System-on-Chips. Proc Design Automation Conf. June 2000, 513-518.
321. Mehra R., Guerra L.M., Rabaey J. A Partitioning Scheme for Optimizing Interconnect Power. IEEE J Solid-State Circuits Mar. 1997, vol. 32:433-443.
322. Stan M., Burleson W. Low Power Encodings for Global Communication in CMOS VLSI. IEEE Trans VLSI Systems Dec. 1997, vol. 5:49-58.
323. Benini L., Micheli G.D., Macii E., Pancino M., Quer S. Power Optimization of Core-Based Systems by Address Bus Encoding. IEEE Trans VLSI Systems Dec. 1998, vol. 6:554-562.
324. Sotiriadis P.P., Chandrakasan A.P. A Bus Energy Model for Deep Sub-Micron Technology. IEEE Trans VLSI Systems June 2002, vol. 10:341-350.
325. Uchino T., Cong J. An Interconnect Energy Model Considering Coupling Effects. IEEE Trans Computer-Aided Design July 2002, vol. 21:763-776.
326. Taylor C.N., Dey S., Zhao Y. Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies. Proc Design Automation Conf. June 2001, 754-757.
327. Heydari P., Pedram M. Interconnect Energy Dissipation in High-Speed ULSI Circuits. Proc Asia and South Pacific Design Automation Conference (ASP-DAC) Jan. 2002, 132-137.
328. Sotiriadis P.P., Chandrakasan A.P. Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep Sub-Micron Technologies. Proc Int Conf Computer-Aided Design Nov. 2000, 322-327.
329. Kim K.W., Baek K.H., Shanbhag N., Liu C.L., Kang S.M. Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design. Proc Int Conf Computer-Aided Design Nov. 2000, 318-321.
330. 2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs. Proc Design Automation Conf. June 2001, 744-749.
331. Henkel J., Lekatsas H. ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs. Proc Int Conf VLSI Design Jan. 2002, 113-120.
332. Shin Y., Sakurai T. Coupling-Driven Bus Design for Low-Power Application-Specific Systems. Proc Design Automation Conf. June 2001, 750-753.
333. Machiarullo L., Macii E., Poncino M. Wire Placement for Crosstalk Energy Minimization in Address Buses. Proc Design Automation & Test Europe (DATE) Conf. Mar. 2002, 158-162.
334. Benini L., Micheli G.D. Powering Networks on Chips. Proc Int Symp System Level Synthesis 2001, 33-38.
335. Chen J.Y., Jone W.B., Wang J.S., Lu H.I., Chen T.F. Segmented Bus Design for Low Power. IEEE Trans VLSI Systems Mar. 1999, vol. 7:25-29.
336. Hsieh C.-T., Pedram M. Architectural Power Optimization by Bus Splitting. IEEE Trans Computer-Aided Design Apr. 2002, vol. 21:408-414.
337. Lahiri K., Raghunathan A., Dey S., Panigrahi D. Battery Driven System Design: A New Frontier in Low Power Design. Proc ASP-DAC/Int Conf VLSI Design Jan. 2002, 261-267.
338. Lahiri K., Raghunathan A., Dey S. Battery-Efficient Architecture for an 802. 11 MAC Processor. Proc IEEE Int Conf on Communications Apr. 2002, vol. 2:669-677.
339. Panigrahi D., Chiasserini C.F., Dey S., Rao R.R., Raghunathan A., Lahiri K. Battery Life Estimation for Mobile Embedded Systems. Proc Int Conf VLSI Design Jan. 2001, 55-63.
340. Doyle M., Fuller T.F., Newman J.S. Modeling of Galvanostatic Charge and Discharge of Lithium/Polymer/Insertion cell. J Electrochem Soc June 1993, vol. 140:1526-1533.
341. http://www.etsi.org.
342. Balarin F., et al. HW/SW Co-Design of Embedded Systems: the Polis Approach 1997, Kluwer Academic Publisher.
343. Kienhuis B., et al. An Approach for Quantitative Analysis of Application-specific Dataflow Architectures. Proc IEEE Int Conf On Application-Specific Systems, Architectures and Processors 1997.
344. Lee E.A., Messerschmitt D.G. Pipeline Interleaved Programmable DSP's: Synchronous Dataflow Programming. IEEE Trans on Acoustics, Speech and Signal Processing 1987.
345. Krolikoski S.J., et al. Methodology and technology for virtual component-driven hardware/software co-design at the system level. Proc IEEE Int Symp on Circuits and Systems, ISCAS 99 June 1999.
346. Gajsky D., Zhu J., Domer R., Gerstlauer A., Zhao S. Spec C: Specification language and Methodology 2000, Kluwer Academic Publishers.
347. Solden S Architectural Services Modeling for Performance in HW-SW Co-Design. Proc SASIMI 2001.
348. http://www.systemc.org.
349. Demmeler T., et al. Enabling Rapid Design Exploration through Virtual Integration and Simulation of Fault Tolerant Automotive Application. SAE 2002.
350. Da Silva J.L., et al. Wireless Protocols Design: Challenges and Opportunities. Proc Int Workshop on HW/SW Codesign 2000.
351. de Kock E.A., et al. YAPI: Application Modeling for Signal Processing Systems. Proc DAC 2000.
352. Kahn G. The semantics of a simple language for parallel programming. Information Proc 1974, North Holland Publishing, Co. L.J. Rosenfeld (Ed.).
353. Buck J.T., et al. Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems. International Journal of Computer Simulation 1994.
354. Buck J.T., Vaidyanathan R. Heterogeneous Modeling and Simulation of Embedded Systems in El Greco. Proc. Int. Workshop on HW/SW Codesign 2000.
355. Pahlavan K., Zahedi A., Krishnamurthy P. Wideband Local Access: Wireless LAN and Wireless ATM Nov. 1997, IEEE Communications magazine.
356. Kunkel J. COSSAP: A stream driven simulator. IEEE Int. Workshop Microelectron. Commun. March 1991.
357. George V., Zhang H., Rabaey J. The design of a Low Energy FPGA. Proc Int Symposium on Low Power Electronics and Design 1999.
358. Krishnan V., Torrellas J. A chip multiprocessor architecture with speculative multi-threading. IEEE Transactions on Computers, Special Issue on Multi-threaded Architecture September 1999.
359. Nayfeh B.A., Hammond L., Olukotun K. Evaluating alternatives for a multiprocessor microprocessor. Proc. the 23rd Intl. Symposium on Computer Architecture 1996, 66-77.
360. Catthoor F., Wuytack S., De Greef E., Balasa F., Nachtergaele L., Vandecappelle A. Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design 1998, Kluwer, Boston.
361. Vijaykrishnan N., Kandemir M., Irwin M.J., Kim H.Y., Ye W. Energy-driven integrated hardware-software optimizations using SimplePower. Proc. the International Symposium on Computer Architecture (ISCA'00) June 2000.
362. Panda P.R., Dutt N., Nicolau A. Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration 1999, Kluwer Academic Publishers, Norwell, MA.
363. Grun P., Dutt N., Nicolau A. Memory Architecture Exploration for Programmable Embedded Systems 2003, Kluwer Academic Press, Norwell, MA.
364. Hennessy J.L., Patterson A.D. Computer Architecture-A Quantitative Approach 1994, Morgan Kaufman, San Francisco, CA.
365. Cuppu V., Jacob B.L., Davis B., Mudge T.N. A performance comparison of contemporary dram architectures. Proc. International Symposium on Computer Architecture 1999, 222-233.
366. Lam M., Rothberg E., Wolf M.E. The cache performance and optimizations of blocked algorithms. Proc. 4th International Conference on Architectural Support for Programming Languages and Operating Systems 1991, 63-74.
367. Panda P.R., Nakamura H., Dutt N.D., Nicolau A. Augmenting loop tiling with data alignment for improved cache performance. IEEE Transactions on Computers 1999, 48:142-149.
368. Panda P.R., Dutt N.D., Nicolau A. On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems. ACM Transactions on Design Automation of Electronic Systems 2000, 5:682-704.
369. Kandemir M.T., Ramanujam J., Irwin M.J., Vijaykrishnan N., Kadayif I., Parikh A. Dynamic management of SPM space. Proc. Design Automation Conference 2001, 690-695.
370. Jouppi N.P. Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. Proc. International Symposium on Computer Architecture 1990, 364-373.
371. Bajwa R.S., Hiraki M., Kojima H., Gorny D.J., Nitta K., Shridhar A., Seki K., Sasaki K. Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on VLSI Systems 1997, 5:417-424.
372. Bellas N., Hajj I.N., Polychronopoulos D.C., Stamoulis G. Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Transactions on VLSI Systems 2000, 8:317-326.
373. Steinke S., Wehmeyer L., Lee B.S., Marwedel P. Assigning program and data objects to scratch-pad for energy reduction. Proc. Design, Automation & Test in Europe 2002.
374. Chen G., Chen G., Kadayif I., Zhang W., Kandemir M., Kolcu I., Sezer U. Compiler-directed management of instruction accesses. Proc. Euromicro Symposium on Digital System Design, Architectures, Methods and Tools (DSD'03) September, 2003.
375. Panda P.R., Dutt N.D., Nicolau A. Incorporating DRAM access modes into high-level synthesis. IEEE Transactions on Computer Aided Design 17 1998, 96-109.
376. Khare A., Panda P.R., Dutt N.D., Nicolau A. High-level synthesis with SDRAMs and RAMBUS DRAMs. IEICE Transactions on fundamentals of electronics, communications and computer sciences E82-A 1999, 2347-2355.
377. Sudarsanam A., Malik S. Simultaneous reference allocation in code generation for dual data memory bank asips. ACM Transactions on Design Automation of Electronic Systems 2000, 5:242-264.
378. Saghir M.A.R., Chow P., Lee C.G. Exploiting dual data-memory banks in digital signal processors. Proc. International conference on Architectural Support for Programming Languages and Operating Systems 1996, 234-243.
379. Cruz J.L., Gonzalez A., Valero M., Topham N. Multiple-banked register file architectures. Proc. International Symposium on Computer Architecture 2000, 315-325.
380. Chang K.H., Lin Y.L. Array allocation taking into account SDRAM characteristics. Proc. Asia and South Pacific Design Automation Conference 2000, 497-502.
381. Grun P., Dutt N., Nicolau A. Memory aware compilation through accurate timing extraction. Proc. Design Automation Conference 2000, 316-321.
382. Grun P., Dutt N., Nicolau A. MIST: An algorithm for memory miss traffic management. Proc. IEEE/ACM International Conference on Computer Aided, Design 2000, 431-437.
383. Panda P.R. Memory bank customization and assignment in behavioral synthesis. Proc. of the IEEE/ACM International Conference on Computer Aided Design 1999, 477-481.
384. Ramachandran L., Gajski D., Chaiyakul V. An algorithm for array variable clustering. Proc. European Design and Test Conference 1994, 262-266.
385. Jha P.K., Dutt N. Library mapping for memories. Proc. European Design and Test Conference 1997, 288-292.
386. Wuytack S., Catthoor F., Jong G.D., Man H.D. Minimizing the required memory bandwidth in VLSI system realizations. IEEE Transactions on VLSI Systems 1999, 7:433-441.
387. Grun P., Dutt N., Nicolau A. Apex: Access pattern based memory architecture customization. Proc. International Symposium on System Synthesis 2001, 25-32.
388. Shackleford B., Yasuda M., Okushi E., Koizumi H., Tomiyama H., Yasuura H. Memory-CPU size optimization for embedded system designs. Proc. Design Automation Conference 1997.
389. Tomiyama H., Halambi A., Grun P., Dutt N., Nicolau A. Architecture description languages for systems-on-chip design. Proc. 6th Asia Pacific Conference on Chip Design Languages 1999, 109-116.
390. Halambi A., Grun P., Tomiyama H., Dutt N., Nicolau A. Automatic software toolkit generation for embedded systems-on-chip. Proc, ICVC'99 1999.
391. Panda P.R., Catthoor F., Dutt N.D., Danckaert K., Brockmeyer E., Kulkarni C., Vandercappelle A., Kjeldsberg P.G. Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems April 2001, Vol. 6(No. 2).
392. Halambi A., Grun P., Ganesh V., Khare A., Dutt N., Nicolau A. Expression: A language for architecture exploration through compiler/simulator retargetability. Proc. DATE'99 1999.
393. Gonzales A., Aliagas C., Valero M. A data cache with multiple caching strategies tuned to different types of locality. Proc. International Conference on Supercomputing 1995, 338-347.
394. Kadayif I., Kandemir M., Vijaykrishnan N., Irwin M.J., Ramanujam J. Morphable cache architectures: potential benefits. Proc. Workshop on Languages, Compilers and Tools for Embedded Systems 2001.
395. Su C.L., Despain A.M. Cache designs for energy efficiency. Proc. the 28th Hawaii International Conference on System Sciences (HICSS'95) January 04-07, 1995.
396. Muchnick S. Advanced Compiler Design and Implementation 1997, Morgan-Kauffmann.
397. Tseng C.-W., Anderson J., Amarasinghe S., Lam M. Unified compilation techniques for shared and distributed address space machines. Proc. International Conference on Supercomputing July 1995.
398. Wolfe M. High Performance Compilers for Parallel Computing 1996, Addison Wesley, CA.
399. Kadayif I., Kandemir M., Sezer U. An integer linear programming based approach for parallelizing applications in on-chip multiprocessors. Proc. Design Automation Conference June 2002.
400. Kandemir M., Zhang W., Karakoy M. Runtime code parallelization for on-chip multiprocessors. Proc. the 6th Design Automation and Test in Europe Conference March, 2003.
401. Li, W., and Pingali, K. A singular loop transformation framework based on nonsingular matrices, International Journal of Parallel Programming, April 22(2):183-205.
402. Leung S.-T., Zahorjan J. Optimizing data locality by array restructuring. Technical Report 1995, Computer Science Department, University of Washington, Seattle, WA.
403. Kandemir M., Ramanujam J., Choudhary A. A compiler algorithm for optimizing locality in loop nests. Proc. the ACM International Conference on Supercomputing July 1997.
404. O'Boyle M., Knijnenburg P. Nonsingular data transformations: definition, validity and application. Proc. International Conference on Supercomputing 1997.
405. Chilimbi T.M., Hill M.D., Larus J.R. Cache conscious structure layout. Proc. Programming Languages Design and Implementation May 1999.
406. Kandemir M., Kadayif I. Compiler-directed selection of dynamic memory layouts. Proc. the 9th International Symposium on Hardware/Software Co-design April 2001, 219-224.
407. Todd Mowry C. Tolerating latency in multiprocessors through compiler-inserted prefetching. ACM Transactions on Computer Systems February 1998, 16(1):55-92.
408. Kandemir M., Ramanujam J., Choudhary A. Exploiting shared SPM space in embedded multiprocessor systems. Proc. Design Automation Conference June 2002.
409. Kandemir M., Choudhary A., Ramanujam J., Banerjee P. On reducing false sharing while improving locality on shared memory multiprocessors. Proc. International Conference on Parallel Architectures and Compilation Techniques October 1999, 203-211.
410. Unnikrishnan P., Chen G., Kandemir M., Karakoy M., Kolcu I. Loop transformations for reducing data space requirements of resource-constrained applications. Proc. 10th Annual International Static Analysis Symposium June 11-13, 2003.
411. Lefebvre V., Feautrier P. Automatic storage management for parallel programs. Research Report PRiSM 97/8, France 1997.
412. Grun P., Balasa F., Dutt N. Memory size estimation for multimedia applications. Proc. CODES/CACHE 1998.
413. Strout M., Carter L., Ferrante J., Simon B. Schedule-independent storage mapping in loops. Proc. ACM Conference on Architectural Support for Programming Languages and Operating Systems October 1998.
414. Wilde D., Rajopadhye S. Memory reuse analysis in the polyhedral model. Parallel Processing Letters 1997.
415. Lim A.W., Liao S.-W., Lam S.M. Blocking and array contraction across arbitrarily nested loops using affine partitioning. Proc. ACM SIGPLAN Notices 2001.
416. Song Y., Xu R., Wang C., Li Z. Data locality enhancement by memory reduction. Proc. 15th ACM International Conference on Supercomputing June 2001.
417. Catthoor F., Danckaert K., Kulkarni C., Brockmeyer E., Kjeldsberg P.G., Achteren T.V., Omnes T. Data Access and Storage Management for Embedded Programmable Processors 2002, Kluwer Academci Publishers.
418. Fraboulet A., Kodary K., Mignotte A. Loop fusion for memory space optimization. Proc. 14th International Symposium on System Synthesis September 30-October 3, 2001.
419. Thies W., Vivien F., Sheldon J., Amarasinghe S. A unified framework for schedule and storage optimization. Proc. the SIGPLAN Conference on Programming Language Design and Implementation June 2001.
420. Tu P., Padua D. Automatic array privatization. Proc. 6th Workshop on Languages and Compilers for Parallel Computing, Lecture Notes in Computer Science August 1993, 500-521.
421. Barthou D., Cohen A., Collard J.-F. Maximal static expansion. Proc. 25th Annual ACM Symposium on Principles of Programming Languages 1998.
422. Kadayif I., Kandemir M., Karakoy M. An energy saving strategy based on adaptive loop parallelization. Proc. Design Automation Conference June 2002.
423. Carriero N., Gelernter D., Kaminsky D., Westbrook J. Adaptive parallelism with Piranha. Technical Report 954 February 1993, Yale University.
424. Irigoin F., Triolet R. Super-node partitioning. Proc. the ACM Symposium on Principles and Practice of Programming Languages January 1988, 319-329.
425. Jain P., Devadas S., Engels D., Rudolph L. Software-assisted cache replacement mechanisms for embedded systems. Proceedings, ICCAD'01 2001, IEEE.
426. Li Y., Wolf W. Hardware/software co-synthesis with memory hierarchies. IEEE Transactions on CAD/ICAS October 1999, 18(10):1405-1417.
427. LSI Logic Corporation Milpitas, CA, CW33000 MIPS Embedded Processor User's Manual, 1992.
428. Mishra P., Grun P., Dutt N., Nicolau A. Processor-memory co-exploration driven by a memory-aware architecture description language. Proc. VLSI Design 2001.
429. Panda P.R., Dutt N.D., Nicolau A. Local memory exploration and optimization in embedded systems. IEEE Transactions on Computer Aided Design 1999, 18:3-13.
430. Schmit H., Thomas D.E. Synthesis of application-specific memory designs. IEEE Transactions on VLSI Systems March 1997, 5(1):101-111.
431. Shiue W.-T., Chakrabarti C. Memory exploration for low power embedded systems. Proc. the Design Automation Conference 1999.
432. Cassidy, A. S., Paul, J. M., and Thomas, E. D. Layered. Multi-Threaded, High-Level Performance Design. In Design Automation and Test in Europe, DATE, pp. 954-959, March 2003.
433. Cesario, W., Gauthier, L., Lyonnard, D., Nicolescu, G., and Jerraya, A. An XML-based Meta-Model for the Design of Multiprocessor Embedded Systems. In VHDL International User's Forum, pp. 75-82, October 2000.
434. Gerstlauer, A., Yu, H., and Gajski, D. RTOS Modelling for System-Level Design. In Design Automation and Test in Europe, DATE, pp. 132-137, March 2003.
435. Liu C.W., Layland J.W. Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment. Journal of the ACM March 1973, 20(1):46-61.
436. Sifakis J. Modelling Real-Time Systems-Challenges and Work Directions. EMSOFT, Lecture Notes in Computer Science 2211 October 2001, 373-389.
437. Vestal S. MetaH Support for Real-Time Multiprocessor Avionics. 5th IEEE
438. Stankovic J.A., Spuri M., Ramamritham K., Buttazzo C.G. Deadline Scheduling for Real-Time Systems: EDF and Related Algorithms 1998, Kluwer Academic Publishers.
439. Open SystemC Initiative (OSCI) http://www.systemc.org.
440. Desmet D., Verkest D., Man D.H. Operating System-based Software Generation for Systems-on-Chip. Design Automation Conference, DAC June 2000, 396-401.
441. Sifakis J., Tripakis S., Yovine S. Building Models of Real-Time Systems from Application Software. IEEE Special Issue on Modelling and Design of Embedded Systems January 2003, 100-111.
442. Tomiyama, H., Cao, Y., and Murakami, K. Modelling Fixed-Priority Preemptive Multi-Task Systems in SpecC. In SASIMI, pp. 93-100, October 2001.
443. Grotker T., Martin G., Liao S., Swan S. System Design with SystemC 2002, Kluwer Academic Publishers, New York.
444. Abadi M., Lamport L. Composing specifications. ACM Transactions on Programming Languages and Systems January 1993, 15(3):73-132.
445. Abadi M., Lamport L. Conjoining specifications. ACM Transactions on Programming Languages and Systems May 1995, 17(3):507-534.
446. Gonzalez M., Madsen J. Abstract RTOS Modeling in SystemC. Proceedings of the 20th NORCHIP Conference November 2002, 43-49.
447. Master-Slave Communication Library: A SystemC Standard Library SystemC Workgroup, Version 2. 0 Beta-3. http://www.systemc.org.
448. Burns A., Wellings A. Real-Time Systems and Programming Languages 2001, Addison-Wesley.
449. Sun J., Liu J. Synchronization protocols in distributed real-time systems. the 16th International Conference on Distributed Computing Systems May 1996, 38-45.
450. Sha L., Rajkumar R., Lehoczky P.J. Priority-Inheritance Protocols: An Approach to Real-Time Synchronization. IEEE Transactions on Computers 1990, 39:1175-1185.
451. Baker T. Stack-based Scheduling of Real-Time Processes. Advances in Real-Time Systems March 1991, 3:64-96.
452. Madsen J., Virk K., Gonzalez M. Abstract RTOS Modelling for Multiprocessor System-on-Chip. Proceedings of the International Symposium on System-on-Chip November 2003.
453. Bokhari, H. S., and Nicol, M. D. Balancing Contention and Synchronization on the Intel Paragon. In IEEE Concurrency, pp. 74-83, April-June 1997.
454. Liu J.W.S. Real-Time Systems 2000, Prentice-Hall.
455. Schmitz, M., Al-Hashimi, B., and Eles, P. A. Co-Design Methodology for Energy-Efficient, Multi-Mode Embedded Systems with the consideration of Mode Execution Probabilities. In Design Automation and Test in Europe, DATE, pp. 960-965, March 2003.
456. De Man H. System Design Challenges in the Post-PC Era. Proceedings of the 37th Design Automation Conference 2000.
457. Claasen T. High Speed: Not the Only Way to Exploit the Intrinsic Computational Power of Silicon. Proc Int Solid-State Circuits Conf. Feb. 1999, 22-25.
458. Winning the SoC Revolution: Experiences in Real Design 2003, Kluwer Academic Publishers. G. Martin, H. Chang (Eds.).
459. Marchal P., Wong C., Prayati A., Cossement N., Catthoor F., Lauwereins R., Verkest D., DeMan H. Dynamic Memory Oriented Transformations in the MPEG4 IM1-player on a Low Power Platform. Proc Intnl Wsh on Power Aware Computing Systems(PACS) Nov. 2000.
460. Yang P., Wong C., Marchal P., Catthoor F., Desmet D., Verkest D., Lauwereins R. Energy-aware Runtime Scheduling for Embedded Multiprocessor SoCs. IEEE Design and Test of Computers Sept. 2001, 19(3).
461. Ramamritham K., Stankovic A.J. Scheduling Algorithms and Operation Systems Support for Real-Time Systems. Proceedings of the IEEE Jan. 1994, 82:55-67. 1.
462. Audsley N., Burns A., Davis R., Tindell K., Wellings A. Fixed Priority Preemptive Scheduling: An Historical Perspective. Real-Time Systems 1995, 8(2):173-198.
463. Sha L., Rajkumar R., Lehoczky P.J. Priority Inheritance Protocols: An Approach to Real-Time Synchronization. IEEE Transactions on Computers Sept. 1990, 39(9):1175-1185.
464. Thoen F., Catthoor F. Modeling, Verification and Exploration of Task-level Concurrency in Real-Time Embedded Systems 1999, Kluwer Academic Publishers.
465. Balarin F., et al. Hardware-Software Co-Design of Embedded Systems: the POLIS Approach 1997, Kluwer Academic Publishers.
466. Benner T., Ernst R. An Approach to Mixed Systems Co-Synthesis. Proceedings of the International Workshop on Hardware/Software Code-sign(CODES) 1997, 9-14.
467. Prayati A., Wong C., Marchal P., et al. Task Concurrency Management Experiment for Power-efficient Speed-up of Embedded MPEG4 IM1. International Conference on Parallel Processing 2000.
468. Liu C.L., Layland W.J. Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment. Journal of the Association for Computing Machinery Jan. 1973, 20(1):46-61.
469. Leung J.-T., Whitehead J. On the Complexity of Fixed-Priority Scheduling of Periodic Real-Time Tasks. Performance Evaluation 1982, 2:237-250.
470. Chetto H., Silly M., Bouchentouf T. Dynamic Scheduling of Real-Time Tasks Under Precedence Constraints. Real-Time Systems Sept. 1990, 2(3):181-194.
471. Lehoczky J.P., Sha L., Strosnider K.J. Enhanced Aperiodic Responsiveness in Hard Real-Time Environments. Proceedings of the IEEE Real-Time System Symposium 1987, 261-270.
472. Spuri M., Buttazzo C.G. Scheduling Aperiodic Tasks in Dynamic Priority Systems. Real-Time Systems 1996, 10(2):179-210.
473. Baker P.T. Stack-Based Scheduling of Realtime Processes. Real-Time Systems 1991, 3(1):67-99.
474. El-Rewini H., Ali H.H., Lewis T. Task Scheduling in Multiprocessing Systems. IEEE Computer Dec. 1995, 28(12):27-37.
475. Hoang P.D., Rabaey M.J. Scheduling of DSP Programs onto Multiprocessors for Maximum Throughput. IEEE Transactions on Signal Processing June 1993, 41(6):2225-2235.
476. Yen T.-Y., Wolf W. Communication Synthesis for Distributed Embedded Systems. IEEE/ACM International Conference on Computer-Aided Design 1995, 288-294.
477. Yen T.-Y., Wolf W. Sensitivity-Driven Co-Synthesis of Distributed Embedded Systems. Proceedings of International Symposium on System Synthesis Sept. 1995, 4-9.
478. Gruian, F., and Kuchcinski, K. Low-Energy Directed Architecture Selection and Task Scheduling. In EUROMICRO'99, pp. 296-302, 1999.
479. Jha K.N. Low Power System Scheduling and Synthesis. IEEE/ACM International Conference on Computer-Aided Design 2001, 259-263.
480. Hong I., Potkonjak M., Srivastava B.M. On-Line Scheduling of Hard Real-Time Tasks on Variable Voltage Processor. IEEE/ACM International Conference on Computer-Aided Design 1998, 653-656.
481. Okuma T., Ishihara T., Yasuura H. Real-Time Task Scheduling for a Variable Voltage Processor. Proceedings of International Symposium on System Synthesis 1999, 24-29.
482. Chandrakasan A., Gutnik V., Xanthopoulos T. Data Driven Signal Processing: An Approach for Energy Efficient Computing. Proceedings of International Symposium on Low Power Electronic Device 1996, 347-352.
483. http://www.crusoe.com/crusoe/index.html.
484. Quan G., Hu X. Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors. Proceedings of the 38th Design Automation Conference 2001.
485. Burd T.D., Pering T.A., Stratakos A.J., Brodersen W.R. A Dynamic Voltage Scaled Microprocessor System. IEEE J Solid-State Circuits Nov. 2000, 35(11):1571-1580.
486. Hong I., Kirovski D., Qu G., Potkonjak M., Srivastava B.M. Power Optimization of Variable Voltage Core-Based Systems. Proceedings of the 35th Design Automation Conference 1998, 176-181.
487. Luo J., Jha N. Power-consious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-time Embedded Systems. IEEE/ACM International Conference on Computer-Aided Design Nov. 2000, 357-364.
488. Luo J., Jha N. Static and Dynamic Variable Voltage Scheduling Algorithms for Real-Time Heterogeneous Distributed Embedded Systems. 7th ASPDAC and 15th Int'l Conf on VLSI Design Jan. 2002, 719-726.
489. Zhang Y., Hu X.S., Chen D.Z. Task Scheduling and Voltage Selection for Energy Minimization. Proceedings of the 39th Design Automation Conference 2002.
490. Azevedo A., et al. Profile-based dynamic voltage scheduling using program checkpoints. Proceedings of the Design Automation and Test in Europe 2002, 168-175.
491. Adve S., et al. The Interaction of Architecture and Compilation Technology for High-performance Processor Design. IEEE Computer Magazine Dec. 1997, 30(12):51-58.
492. Catthoor F., Danckaert K., Kulkarni C., Brockmeyer E., Kjeldsberg P.G., Achteren T., Omnes T. Data Access and Storage Management for Embedded Programmable Processors 2002, Kluwer Academic Publishers, Boston.
493. Ma Z., Wong C., Delfosse E., Vounckx J., Catthoor F., Himpe S., Deconinck G. Task Concurrency Analysis and Exploration of Visual Texture Decoder on a Heterogeneous Platform. IEEE Workshop on Signal Processing Systems (SIPS) 2003, 245-250.
494. Marchal P., Jayapala M., Souza S.D., Yang P., Catthoor F., Deconinck G. Matador: an exploration environment for system-design. Journal of Circuits, Systems and Computers 2002, 11(5):503-535.
495. Simunic T. Energy Efficient System Design and Utilization. PhD thesis 2001, Dept. of Electrical Engineering, Stanford University.
496. Himpe S., Deconinck G., Catthoor F., Meerbergen J. MTG* and Grey-Box: modeling dynamic multimedia applications with concurrency and non-determinism. Proc Forum on Design Languages(FDL) Sept. 2002.
497. Pareto V. Manuale di Economia Politica 1906, Translated into English by Ann Schwier, S., (1971), Manual of Political Economy, MacMillan, London, Piccola Biblioteca Scientifica, Milan.
498. http://www.windriver.com/products/vspworks/index.html.
499. Yang, P., and Catthoor, F. Pareto-Optimization-Based Run-Time Task Scheduling for Embedded Systems. In ISSS+CODES, Newport Beach, CA, 2003.
500. Shin Y., Choi K., Sakurai T. Power Optimization of Real-Time Embedded Systems on Variable Speed Processors. IEEE/ACM International Conference on Computer-Aided Design 2000, 365-368.
501. http://www.ilog.com/products/cplex/product/mip.cfm.
502. Nemhauser G.L., Wolsey L.A. Integer and Combinatorial Optimization 1988, John Wiley and Sons, New York.
503. Motwani R., Palem K., Sarkar V., Reyen S. Combining register allocation and instruction scheduling. Technical Report STAN-CS-TN-95-22 1995, Department of Computer Science, Stanford University.
504. Kremer U. Optimal and near-optimal solutions for hard compilation problems. Parallel Processing Letters 1997, 7(4).
505. Ruttenberg J., Gao G.R., Stoutchinin A., Lichtenstein W. Software pipelining showdown: Optimal vheuristic, s., methods in a production compiler. Proceedings of the ACM SIGPLAN '96 Conference on Programming Language Design and Implementation 1996, 1-11.
506. Goodwin D.W., Wilken K.D. Optimal and near-optimal global register allocation using 0-1 integer programming. Software-Practice & Experience August 1996, 26(8):929-965.
507. Kong T., Wilken K.D. Precise register allocation for irregular register architectures. Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-98) November 30-December 2 1998, 297-307. IEEE Computer Society.
508. Appel A., George L. Optimal spilling for CISC machines with few registers. Proceedings of PLDI'01, ACM SIGPLAN Conference on Programming Language Design and Implementation 2001, 243-253. C. Norris, R. James, B. Fenwick (Eds.).
509. Stoutchinin A. An integer linear programming model of software pipelining for the MIPS R8000 processor. LNCS 1277 1997, 121-135. Springer-Verlag.
510. Liberatore V., Farach-Colton M., Kremer U. Evaluation of algorithms for local register allocation. Lecture Notes in Computer Science 1999, 1575:137-152.
511. Sjodin J., von Platen C. Storage allocation for embedded processors. Proceedings of CASES 2001 2001, 15-23.
512. Avissar O., Barua R., Stewart D. Heterogeneous memory management for embedded systems. Proceedings of the ACM 2nd Int'l Conf. on Compilers, Architectures and Synthesis for Embedded Systems CASES November 2001.
513. Wilken K.D., Liu J., Heffernan M. Optimal instruction scheduling using integer programming. Proceedings of PLDI'00, ACM SIGPLAN Conference on Programming Language Design and Implementation May 2000, 35:121-133. 5.
514. Saputra H., Kandemir M., Vijaykrishnan N., Irwin M.J., Hu J., Hsu C.-H., Kremer U. Energy-conscious compilation based on voltage scaling. Proceedings of the 2002 Joint Conference on Languages, Compilers and Tools for Embedded Systems & Software and Compilers for Embedded Systems (LCTES/SCOPES'02) June 2002, 2-11.
515. Naik, M. and Palsberg, J. Compiling with code-size constraints. In LCTES'02, Languages, Compilers and Tools for Embedded Systems joint with SCOPES'02, Software and Compilers for Embedded Systems, pp. 120-129, Berlin, Germany, June 2002.
516. Williams P.H. Model Building in Mathematical Programming 1999, Wiley & Sons.
517. Milner R. A theory of type polymorphism in programming. Journal of Computer and System Sciences 1978, 17:348-375.
518. Sestoft P. Replacing function parameters by global variables. Master's thesis September 1989, DIKU, University of Copenhagen.
519. Sestoft P. Analysis and Efficient Implementation of Functional Programs. PhD thesis October 1991, DIKU, University of Copenhagen.
520. Palsberg J. Closure analysis in constraint from. ACM Transactions on Programming Languages and Systems January 1995, 17(1):47-62.
521. Palsberg J. Preliminary version in Proceedings of CAAP'94, Colloquium on Trees in Algebra and Programming. LNCS 878 April 1994, 276-290. Edinburgh, Scotland, Springer-Verlag.
522. Wand M., Williamson G.B. A modular, extensible proof method for small-step flow analyses. LNCS 2305 2002, 213-227. Springer-Verlag. M. Daniel Le (Ed.).
523. F.Nielson The typed lambda-calculus with first-class processes. Proceedings of PARLE April 1989, 357-373.
524. A.Wright, Felleisen M. A syntactic approach to type soundness. Information and Computation 1994, 115(1):38-94.
525. Nipkow T., von Oheimb D. Javalight is type-safe-definitely. Proceedings of POPL'98, 25th Annual SIGPLAN-SIGACT Symposium on Principles of Programming Languages January 1998, 161-170.
526. Wand M., Steckler P. Selective and lightweight closure conversion. Proceedings of POPL'94, 21st annual Symposium on Principles of Programming Languages 1994, 434-445.
527. Meyer A.R., Wand M. Continuation semantics in typed lambda-calculi. LNCS 193 1985, 219-224. Springer-Verlag.
528. D.Damian, Danvy O. Syntactic accidents in program analysis: On the impact of the CPS transformation. proceedings of ICFP'00, ACM SIGPLAN International Conference on Functional Programming 2000, 209-220.
529. Palsberg, J. and Wand, M. CPS transformation of flow information. Journal of Functional Programming. To appear.
530. Tarditi D., Morrisett G., Cheng P., Stone C., Harper R., Lee P TIL: A type directed optimizing compiler for MIn, L. ACM SIGPLAN Conference on Programming Language Design and Implementation 1996, 181-192. ACM Press.
531. Morrisett G., Walker D., Crary K., Glew N. From system F to typed assembly language. Proceedings of POPL'98, 25th Annual SIGPLAN-SIGACT Symposium on Principles of Programming Languages 1998, 85-97.
532. Tang Y.M., Jouvelot P. Separate abstract interpretation for control-flow analysis. LNCS 789 1994, 224-243. Springer-Verlag.
533. N.Heintze Control-flow analysis and type systems. LNCS 983 September 1995, 189-206. Springer-Verlag, Glasgow, Scotland.
534. Wells J.B., Allyn Dimock, Robert Muller, Franklyn Turbak A typed intermediate language for flow-directed compilation. LNCS 1214 1997, Springer-Verlag.
535. F.Nielson, Nielson H.R., Hankin C. Principles of Program Analysis 1999, Springer-Verlag.
536. Palsberg J. Equality-based flow analysis versus recursive types. ACM Transactions on Programming Languages and Systems 1998, 20(6):1251-1264.
537. Palsberg J., O'Keefe P.M. A type system equivalent to flow analysis. ACM Transactions on Programming Languages and Systems July 1995, 17(4):576-599.
538. Palsberg J., O'Keefe P.M. Preliminary version in Proceedings of POPL'95, 22nd Annual SIGPLAN-SIGACT Symposium on Principles of Programming Languages January 1995, 367-378.
539. Palsberg J., Pavlopoulou C. From polyvariant flow information to intersection and union types. Journal of Functional Programming May 2001, 11(3):263-317.
540. Palsberg J., Pavlopoulou C. Preliminary version in Proceedings of POPL'98, 25th Annual SIGPLAN-SIGACT Symposium on Principles of Programming Languages January 1998, 197-208.
541. Lerner S., Grove D., Chambers C. Composing dataflow analyses and transformation. Proceedings of the 29th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages 2002, 270-282. ACM Press.
542. Palsberg J. Type-based analysis and applications. Proceedings of PASTE'01, ACM SIGPLAN/SIGSOFT Workshop on Program Analysis for Software Tools June 2001, 20-27. Invited paper.
543. ITRS available at. http://public.itrs.net.
544. Nagari A., et al. 21st Custom Integrated Circuits Conference 1999, A. 2. 7V 11. 8mW Baseband ADC with 72dB Dynamic Range for GSM Applications.
545. http://www.semiconductor.philips.com/platforms/nexperia.
546. Oka M., Suzuoki M. Designing and Programming the Emotion Engine. IEEE Micro Nov/Dec 1999, vol. 19:6:20-28.
547. Paulin P., Karim F., Bromley P. Network Processors: A Perspective on Market Requirements. Proc. of DATE 2001.
548. Culler D.E., Singh J.P. Parallel computer Architecture 1999, Morgan Kaufmann Publishers.
549. Patterson D.A., Hennessy J.L. Computer Organization and Design-The Hardware/Software Interface 1998, Morgan Kaufmann Pub.
550. Kuskin J., et al. The Stanford FLASH Multiprocessor. Proc. of the 21st International Symposium on Computer Architecture 1994.
551. Gauthier L., Yoo S., Jerraya A.A. Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software. IEEE TCAD November 2001, Vol. 20 N11, r.
552. Keutzer K. A Disciplined Approach to the Development of Platform Architectures, Synthesis and System Integration of Mixed Technologies (SASIMI), Nara, Japan, October 18-19, 2001.
553. Ernst R., et al. The COSYMA environment for hardware/software cosynthesis of small embedded systems. Microprocessors and Microsystems 1996.
554. Balarin F., et al. Hardware-Software Co-design of Embedded Systems. The POLIS approach 1997, Kluwer Academic Press.
555. Gajski D., et al. SpecC Specification language and Methodology 2000, Kluwer Academic Publishers.
556. Chang H., et al. Surviving the SOC Revolution: a Guide to Platform-based Design 1999, Kluwer Academic Publishers.
557. Keutzer K., et al. System-level design: orthogonalization of concerns and platform-based design. IEEE TCAD Dec. 2000.
558. Schirrmeister F., Meindl M., Krolikoski S. IP Authoring and Intergation for HW/SW Co-Design and Reuse-Lessons Learned. The Ninth Electronic Design Processes (EDP) Workshop 2002.
559. Cesário W.O., et al. Multiprocessor SoC platforms: A Component-Based Design Approach. IEEE Design & Test of Computers Nov.-Dec., 2002, Vol. 19(Issue: 6).
560. Sgroi M., et al. Addressing the System-on-Chip Interconnect Woes Through Communication-Based Design. Proc. of 38th Design Automation Conference June 2001.
561. IBM Inc. Blue Logic Technology http://www.chips.ibm.com/bluelogic.
562. Virstual Stocket Interface Alliance http://www.vsi.org.
563. Leijten J.A.J., et al. PROPHID: A Heterogeneous Multi-Processor Architecture for Multimedia. Proc. of ICCD 1997.
564. CoWare Inc. N2C. http://www.coware.com.
565. Wingard D. MicroNetwork-Based Integration for SOCs. Proc. of DAC June 2001.
566. Krolikoski S.J., Schirrmeister F., Salefski B., Rowson J., Martin G. Methodology and technology for virtual component driven hardware/software co-design on the system-level. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems (ISCAS) May-June, 1999, 456-459.
567. http://www.synopsys.com.
568. Passerone R., Rowson J.A. Automatic synthesis of interfaces between incompatible protocols. In proceedings of 35th Design Automation Conference (DAC) June 1998.
569. Smith J., De Micheli G. Automated Composition of Hardware Components. Proceedings of 35th DAC June 1998.
570. Oberg J. ProGram: A Grammar-Based Method for Specification and Hardware Synthesis of Communication Protocols. PhD thesis 7 May 1999, Department of Electronics, Electronics System Design, Royall Institute of Technology, Kista, Sweden.
571. Narrayan S., Gajski D.D. Synthesis of System-Level Bus Interfaces. Proceedings of EDAC 1994.
572. Bergamaschi R.A., Lee W.R. Designing Systems-on-Chip Using Cores. Proceedings of Design Automation Conference June 2000.
573. Vercauteren S., Lin B., Man H.D. Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications. Proceedings of DAC June 1996.
574. Brunel J.Y., et al. COSY Communication IP's. Proceedings of 37th Design Automation Conference June 2000.
575. OSCI. http://www.systemc.org.
576. Chatelain A., Placido G., LaRosa A., Mathys Y., Lavagno L. High-level Architectural Co-Simulation Using Esterel and C. CODES01, Copenhagen 2001.
577. Cesário W.O., et al. Colif: A design representation for application-specific multiprocessor SOCs. IEEE Design & Test of Computers Sept.-Oct. 2001, Vol. 18(Issue 5):8-20.
578. Lyonnard D., Yoo S., Baghdadi A., Jerraya A.A. Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip. Proc. of DAC 2001, Las Vegas.
579. Yoo S., Nicolescu G., Lyonnard D., Baghdadi A., Jerraya A.A. A Generic Wrapper Architecture for Multi-Processor SoC Cosimulation and Design. Int. Symposium on HW/SW Codesign (CODES) 2001.
580. Diaz-Nava M., Okvist G.S. The Zipper prototype: A Complete and Flexible VDSL Multi-carrier Solution. ST Journal special issue xDSL September 2001.
581. van Eijndhoven J.T.J., Sijstermans F.W., Vissers K.A., Pol E.J.D., Tromp M.J.A., Struik P., Bloks R.H.J., van der Wolf P., Pimentel A.D., Vranken H.P.E. TriMedia CPU64 Architecture. Proceedings of the 1999 International Conference on Computer Design October 1999, 586-592. http://www.semiconductors.philips.com/trimedia.
582. Koga T., Iinuma I., Hirano A., Ijima Y., Ishiguro T. Motion compensated interframe coding for videoconferencing. Proceedings, National Communications Conference 1981, 531-535.
583. Po L.M., Ma W.C. A novel four-step search algorithm for fast block motion estimation. IEEE Trnasactions on Circuits and Systems for Video Technology June 1996, 6(3):313-317.
584. Tham J.Y., Ranganath S., Ranganath M., Kassim A.A. A novel unrestricted center-biased diamond search algorithm for block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology August 1998, 8(4):369-377.
585. Chen M.J., Chen L.G., Chiueh T.D. One-dimensional full search motion estimation for video coding. IEEE Transactions on Circuits and Systems for Video Technology October 1994, 4(5):504-509.
586. Kappagantula S., Rao K.R. Motion compensated predictive interframe coding. IEEE Transactions on Communication September 1985, 33(9):1011-1015.
587. Wolf W., Ozer B., Lv T. Smart cameras as embedded systems. IEEE Computer September 2002, 35(9):48-53.
588. Yang K.M., Sun M.T., Wu L. A family of VLSI designs for the full-search block matching motion estimation. IEEE Transactions on Circuits and Systems for Video Technology June 1992, 2(2):393-398.
589. Bhaskaran V., et al. Multimedia architectures: from desktop systems to portable appliances. Proceedings of Multimedia Hardware Architectures February 1997, vol. 3021. SPIE.
590. Knebel P., et al. HP's PA7100LC: A low-cost superscaler PA-RISC processor. COMPCON 1993.
591. Greenley D., et al. UltraSPARC: the next generation superscaler 64-bit SPARC. COMPCON 1995.
592. Peleg A., et al. Intel MMX for Multimedia PCs. Communications of the ACM January 1997, 40(1).
593. MMX(tm) Technology Architecture Overview Available at. http://www.intel.com/technology/itj/q31997/articles/art_2.htm.
594. Pentium Manuals Available at. http://x86.ddj.com/intel.doc/586manuals.htm.
595. Cyrix 233 MHz MediaGX(tm) Available at. http://bwrc.eecs.berkeley.edu/CIC/announce/1998/MediaGX-233.html.
596. Mobile AMD-K6 Processor Available at. http://www.baznet.freeserve.co.uk/AMD-K6.htm.
597. Hardware/Software Interactions on the Mpact Media Processor Available at. http://www.hotchips.org/archive/hc8/hc8pres_pdf/6.2.pdf.
598. Rathnam S., Slavenburg G. An Architectural Overview of the Programmable Multimedia Processor, TM-1. COMPCON 1996.
599. Philips Media Processor Available at. http://www.semiconductors.philips.com/platforms/nexperia/media_processin g/products/media_proc_ic/index.html.
600. Bannon P., Jain A. MVI Instructions Boost Alpha Processor. Electronic Engineering Times February 3, 1997, 74.
601. Real World Signal Processing Available at. http://dspvillage.tcom,i.,/docs/allproductree.jhtml.
602. Pirsch P., Stolberg H.J. VLSI Architectures for Multimedia. IEEE International Conference on Circuits and Systems 1998.
603. Guttag K., et al. A Single-Chip Multiprocessor for Multimedia: The MVP. IEEE Computer Graphics & Applications November 1992.
604. Tremblay M., et al. VIS Speeds New Media Processing. IEEE Micro August 1996.
605. The Silicon Graphics Power Challenge Available at. http://www.top500.org./ORSC/1996/node23.html.
606. Dutta S., et al. Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems. IEEE Design and Test of Computers September/October 2001.
607. The constantly shifting promise of reconfigurability Available at. http://www.qstech.com/pdf/the_constantly_shifting_1.pdf.
608. Platform-based design: A choice, not a panacea Available at. http://www.eetimes.com/reshaping/platformdesign/OEG20020911S0061.
609. Processor Architectures for Multimedia: A survey Available at. http://www.cdartmouth,s.edu/~nazareth/academic/CS107.pdf.
610. Tensilica Available at. http://www.tensilica.com/.
611. ARC Available at. http://www.arc.com/.
612. Embedded Systems: How to extend configurable CPU performance Available at. http://www.eetimes.com/in_focus/embedded_systems/OEG20020208S0043.
613. Research focuses on application-specific reconfigurable blocks Available at. http://www.eetimes.com/reshaping/reconfig/OEG20020911S0068.
614. Reconfigurable architectures for video processing: Gries, M. MS thesis 12/1996, Available at, Technical University of Hamburg-Harburg, Germany. http://www-cad.eecs.berkeley.edu/~gries/abstracts/diplom.html.
615. Defining platform-based design Available at. http://www.eedesign.com/features/exclusive/OEG20020204S0062.
616. Claasen T. System on a Chip: Changing IC Design Today and in the Future. IEEE Micro May/June 2003.
617. Chang H. SOC Design Methodologies. Winning the SOC Revolution 2003, Kluwer Academic Publishers, Norwell, MA.
618. Roentgen M., et al. The Changing Landscape of SoC Design. Custom Integrated Circuits Conference May 1999.
619. CoreConnect Bus Architecture Available at. http://www.chips.ibm.com/products/core-connect.
620. Rye K.K., et al. A Comparison of Five Different Multiprocessor SoC Bus Architectures. Euromicro Symposium on Digital Systems Design September, 2001.
621. Zorian Y. Emerging Trends in VLSI Test and Diagnosis. IEEE Computer Society Annual Workshop on VLSI April 2000.
622. IEEE P1500 Standard for Embedded Core Test (SECT) Available at. http://grouper.ieee.org/groups/1500.
623. Marinissen E., et al. Towards a Standard for Embedded Core Test: An Example. IEEE International Test Conference September 1999.
624. Jason Fritts Architecture and Compiler Design Issues in Programmable Media Processors. Ph. D. dissertation January 2000, Princeton University.
625. Aldworth P.J. System-on-a-Chip Bus Architecture for Embedded Applications. IEEE International Conference on Computer Design 1999.
626. Cordan B. An Efficient Bus Architecture for System-on-a-Chip Design. IEEE Custom Integrated Circuits Conference May 1999.
627. Pirsch P., et al. Architectural approaches for multimedia processors. Proceedings of Multimedia Hardware Architectures, SPIE February 1997, vol. 3021.
628. ISQED Speakers back platform based design Available at. http://www.eedesign.com/news/OEG20030325S0045.
629. Ullman J.D. Computational Aspects of VLSI 1984, Computer Science Press, Rockville, MD.
630. Savage J.E. Models of Computation, Exploring the Power of Computing 1998, Addison Wesley.
631. Jantsch A. Modeling Embedded Systems and SoC's 2004, Morgan Kaufmann, San Francisco, CA.
632. Curriculum 68, A Report of the ACM Curriculum Committee on Computer Science. Communications of the ACM 1968, Vol. 11(No. 3).
633. Petri C. Fundamentals of a theory of asynchronous information flow. Proc. IFIP Congress 1962, 62:386-390.
634. Hoare C.A.R. Communicating Sequential Processes. Communications of the ACM Aug. 1978, Vol. 21(No. 8).
635. Caspi P., Pilaud D., Halbwachs N., Plaice J. LUSTRE: A declarative language for programming synchronous systems. ASM Symposium on Principles of Programming Languages (POPL) 1987, 178-188.
636. Kahn G. The semantics of a simple language for parallel programming. Proceedings of the IFIP Congress 74 1974, North-Holland, Amsterdam, The Netherlands.
637. Harel D. Statecharts: A visual formalism for complex systems. Science of Computer Programming 1987, 231-274.
638. Lynch N., Fischer J. On describing behavior and implementation of distributed systems. Theoretical Computer Science 1981, 13(1).
639. Agha G. Actors: A model of concurrent computation in distributed systems 1986, MIT Press, London, England.
640. Lee E., Sangiovanni-Vincentelli A. A Framework for Comparing Models of Computation. IEEE Trans CAD Dec. 1998.
641. Booch G., Rumbaugh J., Jacobson I. The Unified Modeling Language User Guide 1999, Addison-Wesley, Reading, MA.
642. Boussinot F., de R.Simone The Esterel Language. Proceedings of the IEEE Sept. 1991, 1293-1304.
643. Benveniste A., Berry G. The synchronous approach to reactive and real-time systems. Proceedings of the IEEE Sept. 1991, 1270-1282.
644. Caspi P., Pouzet M. Synchronous Kahn Networks. International Conference on Functional Programming 1996, 226-238.
645. Dennis J.B. First version data flow procedure language. MIT Laboratory for computer Science, Cambridge, MA, Tech Memo MAC TM61 May 1975.
646. Harel D., Lachover H., Naamad A., Pnueli A., Politi M., Sherman R., Shtul-Trauring A., Trakhtenbrot M. STATEMATE: a working environment for the development of complex reactive systems. IEEE Trans Software Engineering April 1990, 403-414.
647. C.G.Cassandras Discrete Event Systems 1993, Aksen Associates, Boston MA.
648. Milner R. Communication and Concurrency 1989, Prentice-Hall, Englewood Cliffs, NJ.
649. Seitz L.C. System Timing. Introduction to VLSI Systems 1980, C. Mead, Conway, L., Addison-Wesley, Reading, MA.
650. Zeigler B., Praehofer H., Kim T. Theory of Modeling and Simulation 2000, Academic Press, San Diego. 2nd Edition.
651. Eker J., Janneck J., Lee E., Liu J., Liu X., Ludvig J., Neuendorfer S., Sachs S., Xiong Y. Taming Heterogeneity-the Ptolemy Approach. Proceedings of the IEEE January 2003, 127-144.
652. Selic B. Turning Clockwise: Using UML in the Real-Time Domain. Comm of the ACM Oct. 1999, 46-54.
653. Keutzer K., Malik A., Newton A.R., Rabaey J., Sangiovanni-Vincentelli A. System-level design: orthogonalisation of concerns and platform-based design. IEEE Transactions on CAD December 2000, 1523-1543.
654. Paul J., Bobrek A., Nelson J., Pieper J., Thomas D. Schedulers as Model-Based Design Elements in Programmable Heterogeneous Multiprocessors June, 2003, DAC.
655. Paul J., Peffers S., Thomas D. Frequency Interleaving as a Co-Design Scheduling Paradigm. International Workshop on Hardware/Software Co-Design May 2000.
656. Cassidy, A., Paul, J., and Thomas, D. Layered, Multi-Threaded, High-Level Performance Design. DATE 2003.
657. Paul, J., and Thomas, D. A layered, codesign virtual machine approach to modeling computer systems, DATE 2002.
658. http://www.ece.cmu.edu.
659. Paul J.M., Peffers S.N., Thomas D.E. A Codesign Virtual Machine for Hierarchical. Balanced Hardware/Software System Modeling June 2000, DAC.
660. Are Single-Chip Multiprocessors in Reach?. IEEE Design & Test Jan-Feb 2001.
661. Benini, L., and De Micheli, G. Networks on chips: A New SoC Paradigm, Computer, J02, a, pp. 70-78.
662. Keutzer K., Malik S., Newton A.R., Rabaey J., Sangiovanni-Vincentelli A. System level design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design December 2000.
663. Lee E., Sangiovanni-Vincentelli A. A framework for comparing models of computation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Dec 1998, 17(12):1217-1229.
664. Holzmann J.G. The model checker spin. IEEE Trans. on Software Engineering May 1997, 23(5):258-279.
665. Balarin F., Chiodo M., Giusto P., Hsieh H., Jurecska A., Lavagno L., Passerone C., Sangovanni-Vincentelli A., Sentovich E., Suzuki K., Tabbara B. Hardware-software co-design of embedded systems: the Polis approach 1997, Kluwer Academic Publishers, Boston: Dordrecht.
666. Buck J., Ha S., Lee E.A., Messerschmitt G.D. Ptolemy: a framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation January 1990, special issue on Simulation Software Development.
667. Grotker T., Martin G., Liao S., Swan S. System design with SystemC 2002, Kluwer Academic Publishers, Boston: Dordrecht.
668. Gajski D., Zhu J., Domer R. The SpecC language 1997, Kluwer Academic Publishers, Boston: Dordrecht.
669. Cesario W., Baghdadi A., Gauthier L., Lyonnard D., Nicolescu G., Paviot Y., Yoo S., Jerraya A.A., Diaz-Nava M. Component-based design approach for multicore SoCs. Proceedings of the 39th ACM/IEEE Design Automation Conference June 2002.
670. Paul, J. A. M., and Thomas, E. D. A layered, codesign virtual machine approach to modeling computer systems. In Design Automation and Test in Europe, March 2002.
671. Balarin F., Lavagno L., Passerone C., Sangiovanni-Vincentelli A., Sgroi M., Watanabe Y. Modeling and designing heterogenous systems. LNCS2549
672. Pnueli A. The temporal logic of programs. Proc. 18th Annual IEEE Symposium on Foundations of Computer Sciences 1977, 46-57.
673. Balarin F., Watanabe Y., Burch J., Lavagno L., Passerone R., Sangiovanni-Vincentelli A. Constraints specification at higher levels of abstraction. Proceeding of the 6th Annual IEEE International Workshop on High Level Design Validation and Test-HLDVT'01 November 2001.
674. Solden S. Architectural services modeling for performance in HW-SW co-design. Proceedings of the Workshop on Synthesis and System Integration of MIxed Technologies SASIMI2001 2001, 72-77.
675. Balarin F., Lavagno L., Passerone C., Sangiovanni-Vincentelli A., et al. Concurrent execution semantics and sequential simulation algorithms for the metropolis metamodel. Proceedings of the Tenth International Symposium on Hardware/Software Codesign 2002, 13-18. IEEE Comput. Soc. Press.
676. Open SystemC Initiative Functional Specification for SystemC 2.0 September 2001, avaliable at. http://www.systemc.org.
677. Chen X., Chen F., Hsieh H., Balarin F., Watanabe Y. Formal verification of embedded system designs at multiple levels of abstraction. International Workshop on High Level Design Validation and Test-HLDVT02 September 2002.
678. Chen, X., Hsieh, H., Balarin, F., and Watanabe, Y. Automatic generation of simulation monitors from quantitative constraint formula. In Design Automation and Test in Europe, March 2003.
679. Cortadella J., Kondratyev A., Lavagno L., Passerone C., Watanabe Y. Quasistatic scheduling of independent tasks for reactive systems. Proceedings of the 23rd Int. Conference on Application and Theory of Petri Nets June 2002.
680. van der Wolf P., Lieverse P., Goel M., Hei D.L., Vissers K. An MPEG-2 Decoder Case Study as a Driver for a System Level Design Methodology. Proceedings of the International Workshop on Hardware/Software Codesign May 1999, 33-37.
681. de Kock E.A., Essink G., Smits W.J.M., van der Wolf P., Brunel J.-Y., Kruijtzer W.M., Lieverse P., Vissers A.K. YAPI: Application Modeling for Signal Processing Systems. Proceedings of the Design Automation Conference June 2000.
682. Gangwal O.P., Nieuwland A., Lippens P. A Scalable and Flexible Data Synchronization Scheme for Embedded HW-SW Shared-Memory Systems. International Symposium on System Synthesis October 2001.