Heterogeneous memory management for embedded systems

CASES 2001 - Proceedings of the 2001 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2001, Pages 34-43

  Avissar, Oren ^a   Barua, Rajeev ^a   Stewart, Dave ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b Embedded Research Solutions LLC   (United States)

Author keywords

Embedded; Heterogeneous; Memory; Storage

Indexed keywords

DATA HANDLING; DATA STORAGE EQUIPMENT; DIGITAL STORAGE; DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; ENERGY STORAGE; MEMORY ARCHITECTURE; OPTIMIZATION; PROGRAM COMPILERS; STATIC RANDOM ACCESS STORAGE; STORAGE ALLOCATION (COMPUTER);

AUTOMATIC MANAGEMENT; CACHING MECHANISM; CURRENT PRACTICES; EMBEDDED; HETEROGENEOUS; HETEROGENEOUS MEMORY; OPTIMAL ALLOCATION; REAL TIME PERFORMANCE;

MEMORY MANAGEMENT UNITS;

EID: 84944414413     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/502217.502223     Document Type: Conference Paper

References (17)

1. A. Appel and L. George. Optimal Spilling for CISC Machines with Few Registers. In Proceedings of the SIGPLAN '01 Conference on Program Language Design and Implementation, Snowbird, UT, June 2001.
2. R. Barua, W. Lee, S. Amarasinghe, and A. Agarwal. Compiler Support for Scalable and Efficient Memory Systems. IEEE Transactions on Computers, Special Issue on Advances in High Performance Memory Systems, November 2001.
3. S. S. Bhattacharyya, R. Leupers, and P. Marwedel. Software Synthesis and Code Generation for Signal Processing Systems. IEEE Transactions on Circuits and Systems, 47(9), September 2000.
4. T. T. Consortium. The Trimaran benchmark suite. Available at http://www.trimaran.org/, 1999.
5. G. Hallnor and S. K. Reinhardt. A fully associative software-managed cache design. In Proc. of the 27th Int'l Symp. on Computer Architecture (ISCA), Vancouver, British Columbia, Canada, June 2000.
6. J. Hennessy and D. Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann, Palo Alto, CA, second edition, 1996.
7. T.-C. Lee, V. Tiwari, S. Malik, and M.Fujita. Power Analysis and Minimization Techniques for Embedded DSP Software. IEEE Transactions on VLSI Systems, Mar. 1997.
8. Matlab 6.1. The Math Works, Inc., 2001. http://www.mathworks.com/products/matlab/.
9. C. A. Moritz, M. Frank, and S. Amarasinghe. FlexCache: A Framework for Flexible Compiler Generated Data Caching. In The 2nd Workshop on Intelligent Memory Systems, Boston, MA, November 12 2000.
10. CPU12 Reference Manual. Motorola Corporation, 2000. http://e-www.motorola.com/brdata/PDFDB/- MICROCONTROLLERS/16 BIT/- 68HC12 FAMILY/REF MAT/CPU12RM.pdf.
11. M-CORE - MMC2001 Reference Manual. Motorola Corporation, 1998. http://www.motorola.com/SPS/- MCORE/info documentation.htm.
12. New York City, Office of Budget and Management. Website on frequently asked questions on linear programming. http://www.eden.rutgers.edu/~pil/FAQ.html, New York, NY, 1999.
13. P. R. Panda, N. D. Dutt, and A. Nicolau. On-Chip vs. Off-Chip Memory: The Data Partitioning Problem in Embedded Processor-Based Systems. ACM Transactions on Design Automation of Electronic Systems, 5(3), July 2000.
14. P. Paulin, C. Liem, M. Cornero, F. Nacabal, and G. Goossens. Embedded Software in Real-Time Signal Processing Systems: Application and Architecture Trends. Invited paper, Proceedings of the IEEE, 85(3), March 1997.
15. P. Rutter, J. Orost, and D. Gloistein. BTOA: Binary to printable ASCII converter source code. Available at http://www.bookcase.com/library/software/- msdos.devel.lang.c.html.
16. J. Sjodin, B. Froderberg, and T. Lindgren. Allocation of Global Data Objects in On-Chip RAM. Compiler and Architecture Support for Embedded Computing Systems, December 1998.
17. TMS370Cx7x 8-bit microcontroller. Texas Instruments, Revised Feb. 1997. http://wwws. ti.com/sc/psheets/spns034c/spns034c.pdf.