Minimizing the required memory bandwidth in VLSI system realizations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 7, Issue 4, 1999, Pages 433-441

  Wuytack, Sven ^b   Catthoor, Francky ^a,b,c   De Jong, Gjalt ^d   De Man, Hugo J ^a,b  

^a IEEE   (Belgium)

^b IMEC   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

^d LUCENT TECHNOLOGIES   (United States)

Author keywords

Low power design; Memory; System level; Tradeoffs; Video processing

Indexed keywords

STORAGE BANDWIDTH OPTIMIZATION (SBO);

ASYNCHRONOUS TRANSFER MODE; BANDWIDTH; DATA STORAGE EQUIPMENT; GRAPH THEORY; STORAGE ALLOCATION (COMPUTER);

VLSI CIRCUITS;

EID: 0033279857     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.805750     Document Type: Article

References (21)

1. F. Catthoor, W. Geurts, and H. De Man, "Loop transformation methodology for fixed-rate video, image and telecom processing applications," in Proc. Int. Conf. Applicat. Specific Array Processors, San Francisco, CA, Aug. 1994, pp. 427-438.
2. T. Meng, B. Gordon, E. Tsern, and A. Hung, "Portable video-on-demand in wireless communication," special issue on "Low power design" Proc. IEEE, vol. 83, pp. 659-680, Apr. 1995.
3. I. Verbauwhede, F. Catthoor, J. Vandewalle, and H. De Man, "Background memory management for the synthesis of algebraic algorithms on multi-processor DSP chips," in Proc. Int. Conf. VLSI, Munich, Germany, Aug. 1989, pp. 2098-2118.
4. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design. Norwell, MA: Kluwer, 1998.
5. F. Balasa, F. Catthoor, and H. De Man, "Dataflow-driven memory allocation for multi-dimensional processing systems," in Proc. IEEE Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1994, pp. 31-34.
6. P. Lippens, J. Van Meerbergen, W. Verhaegh, and A. van der Werf, "Allocation of multiport memories for hierarchical data streams," in Proc. IEEE Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1993, pp. 728-735.
7. L. Ramachandran, D. Gajski, and V. Chaiyakul, "An algorithm for array variable clustering," in Proc. European Design Test Conf., Paris, France, Mar. 1994, pp. 262-266.
8. L. Stok, "Datapath synthesis," Integr. VLSI J., vol. 18, pp. 1-71, June 1994.
9. P. Paulin and J. Knight, "Force-directed scheduling for the behavioral synthesis of ASIC's," IEEE Trans. Computer-Aided Design, vol. 8, pp. 661-679, June 1989.
10. W. Verhaegh, P. Lippens, E. Aarts, J. Korst, J. van Meerbergen, and A. van der Werf, "Improved force-directed scheduling in high-throughput digital signal processing," IEEE Trans. Computer-Aided Design, vol. 14, pp. 945-960, Aug. 1995.
11. W. Verhaegh, "Multidimensional periodic scheduling," Ph.D. dissertation, Dept. Elect. Eng., Eindhoven Univ. Technol., Eindhoven, The Netherlands, Oct. 1995.
12. N. Passos and E. Sha, "Push-up scheduling: optimal polynomial-time resource constrained scheduling for multi-dimensional applications," in Proc. IEEE Int. Conf. Computer-Aided Design, San Jose CA, Nov. 1995, pp. 588-591.
13. S. Pinter, "Register allocation with instruction scheduling: A new approach," ACM SIGPLAN, vol. 28, pp. 248-257, Jun. 1993.
14. S. Wuytack, J. da Silva, Jr., F. Catthoor, G. de Jong, and C. Ykman, "Memory management for embedded network applications," IEEE Trans. Computer-Aided Design, to be published.
15. F. Balasa, "Background memory allocation for multi-dimensional signal processing," Ph.D. dissertation, Dept. Elect. Eng., IMEC, Leuven, Belgium, Nov. 1995.
16. G. Thierfelder et al., "A flexible 32 Kbit RAM generator for ASIC's based on process tolerant layout design," presented at the Int. Workshop Logic Architecture Synthesis, Grenoble, France, Dec. 1993.
17. J. M. Mulder, N. T. Quach, and M. J. Flynn, "An area model for on-chip memories and its application," IEEE J. Solid-State Circuits, vol. 26, pp. 98-105, Feb. 1991.
18. S. Wuytack, F. Catthoor, F. Franssen, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power systems," in IEEE Int. Workshop Low Power Design, Napa, CA, Apr. 1994, pp. 203-208.
19. G. de Jong, B. Lin, C. Verdonck, S. Wuytack, and F. Catthoor, "Background memory management for dynamic data structures intensive processing systems," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1995, pp. 515-520.
20. J. Robinson, "Efficient general-purpose image compression with binary tree predictive coding," IEEE Trans. Image Processing, vol. 6, pp. 601-608, Apr. 1997.
21. P. Slock, S. Wuytack, F. Catthoor, and G. de Jong, "Fast and extensive system-level memory exploration for ATM applications," in Proc. 10th ACM/IEEE Int. Symp. System-Level Synthesis, Antwerp, Belgium, Sept. 1997, pp. 74-81.