Optimal instruction scheduling using integer programming

Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)

Volumn , Issue , 2000, Pages 121-133

  Wilken, K ^a   Liu, J ^a   Heffernan, M ^a  

^a University of California Davis   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; CRITICAL PATH ANALYSIS; DATA STRUCTURES; GRAPH THEORY; HEURISTIC METHODS; INTEGER PROGRAMMING; POLYNOMIALS; SCHEDULING;

DATA DEPENDENCY GRAPH; DATA HAZARDS; GNU COMPILER COLLECTION; GRAPH TRANSFORMATION; OPTIMAL INSTRUCTION SCHEDULING; WRITE-AFTER-READ DATA;

PROGRAM COMPILERS;

EID: 0034448098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/349299.349318     Document Type: Conference Paper

References (24)

1. An optimal instruction-scheduling model for a class of vector processors
2. Scheduling expressions on a pipelined processor with a maximal delay of one cycle
3. On the complexity of scheduling problems for parallel/pipelined machines
4. Automatic data layout using 0-1 integer programming
5. Using integer linear programming for instruction scheduling and register allocation in multi-issue processors
6. An optimal instruction scheduler for superscalar processors
7. Optimal instruction scheduling using constraint logic programming
8. Optimal and near-optimal global register allocation using 0-1 integer programming
9. Scheduling expression DAGs for miniml register need
10. Time-constrained code compaction for DSPs
11. The age of optimization: Solving large-scale real-world problems
12. Scheduling time-critical instructions on RISC machines
13. Optimal control dependence and the roman chariots problem
14. The omega test: A fast and practical integer programming algorithm for dependence analysis
15. Preprocessing and probing for mixed integer programming problems
16. Instruction scheduling using simulated annealing
17. Instruction scheduling to reduce switching activity of off-chip buses for low-power systems with caches