Storage allocation for embedded processors

CASES 2001 - Proceedings of the 2001 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2001, Pages 15-23

  Sjödin, Jan ^a   Von Platen, Carl ^b  

^a UPPSALA UNIVERSITY   (Sweden)

^b IAR Systems   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); DIGITAL STORAGE; INTEGER PROGRAMMING; MEMORY ARCHITECTURE; PROGRAM COMPILERS;

8-BIT MICROCONTROLLERS; EMBEDDED PROCESSORS; EXECUTION SPEED; GLOBAL VARIABLES; INTEGER LINEAR PROGRAMMING; LOCAL VARIABLES; MEMORY ORGANIZATIONS; OPTIMAL SOLUTIONS;

EMBEDDED SYSTEMS;

EID: 84996439246     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/502217.502221     Document Type: Conference Paper

References (14)

1. A. Appel and L. George. Optimal spilling for CISC machines with few registers. ACM SIGPLAN Notices, 36(5):243-253, May 2001.
2. Atmel Corporation. The AVR Instruction Set. http://www.atmel.com/atmel/acrobat/doc0865.pdf.
3. R. Bixby, K. Kennedy, and U. Kremer. Automatic data layout using 0-1in teger programming. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), volume A-50, pages 111-122, 1994.
4. K. D. Cooper and T. J. Harvey. Compiler-controlled memory. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 100-104, San Jose, California, 1998.
5. D. W. Goodwin and K. D. Wilken. Optimal and near-optimal global register allocation using 0-1 integer programming. Software-Practice and Experience, 26(8):929-965, Aug. 1996.
6. Intel Corporation. Embedded Microcontrollers and Processors Vol. I, 1992.
7. D. Jaggerl. ARM Architecture Reference Manual. Addison-Wesley, 2000.
8. M. Kandemir, P. Banerjee, A. Choudhary, J. Ramanujam, and E. Ayguade. An integer linear programming approach for optimizing cache locality. In Proceedings of the 1999 Conference on Supercomputing, pages 500-509, 1999.
9. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Storage assignment to decrease code size. ACM Transactions on Programming Languages and Systems, 18(3):235-253, May 1996.
10. P. R. Panda, N. D. Dutt, and A. Nicolau. Memory data organization for improved cache performance in embedded processor applications. ACM Transactions on Design Automation of Electronic Systems, 2(4):384-409, Jan. 1997.
11. A. Rao and S. Pande. Storage assignment optimizations to generate compact and efficient code on embedded DSPs. In Proceedings of the ACM SIGPLAN '99 Conference on Programming Language Design and Implementation, pages 128-138, Atlanta, Georgia, 1999.
12. J. Sjödin, B. Fröderberg, and T. Lindgren". Allocation of global data object in on-chip ram. Presented at the CASES'98 workshop, http://www.capsl.udel.edu/conferences/cases99/cases98/paper04.ps.
13. B. Steensgard. Points-to analysis in almost linear time. In Proceedings 23rd SIGPLAN-SIGACT Symposium on Principles of Programming Languages, January 1996.
14. A. Sudarsanam and S. Malik. Simultaneous reference allocation in code generation for dual data memory bank ASIPs. ACM Transactions on Design Automation of Electronic Systems., 5(2):242-264, Jan. 2000.