Multiprocessor SoC platforms: A component-based design approach

IEEE Design and Test of Computers

Volumn 19, Issue 6, 2002, Pages 52-63

  Cesário, Wander O ^a   Lyonnard, Damien ^a   Nicolescu, Gabriela ^a   Paviot, Yanick ^a   Yoo, Sungjoo ^a   Jerraya, Ahmed A ^a   Gauthier, Lovic ^b   Diaz Nava, Mario ^c  

^a TIMA LABORATORY   (France)

^b Institute of Systems & Information Technologies/KYUSHU   (Japan)

^c NONE

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; INTERFACES (COMPUTER); MULTIPROCESSING SYSTEMS; NETWORK PROTOCOLS;

COMPONENT-BASED DESIGN;

MICROPROCESSOR CHIPS;

EID: 0036859776     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2002.1047744     Document Type: Article

References (12)

1. W. Cesário et al., "Component-Based Design Approach for Multicore SoCs," Proc. 39th Design Automation Conf. (DAC 02), ACM Press, New York, 2002, pp. 789-794.
2. L. Gauthier, S. Yoo, and A.A. Jerraya, "Automatic Generation and Targeting of Application-Specific Operating Systems and Embedded Systems Software," IEEE Trans. Computer-Aided Design of integrated Circuits and Systems, vol. 20, no. 11, Nov. 2001, pp. 1293-1301.
3. K. Keutzer et al., "System-Level Design: Orthogonalization of Concerns and Platform-Based Design," IEEE Trans. Computer-Aided Design of Integrated CircUits and Systems, vol. 19, no. 12, Dec. 2000, pp. 1523-1543.
4. M. Sgroi et al., "Addressing the System-on-Chip interconnect Woes through Communication-Based Design," Proc. 38th Design Automation Conf. (DAC 01), ACM Press, New York, 2001, pp. 667-672.
5. J.-Y. Brunel et al., "COSY Communication IP's," Proc. 37th Design Automation Conf. (DAC 00), ACM Press, New York, 2000, pp. 406-409.
6. "Virtual Component Co-design (VCC)," Cadence Design Systems, San Jose, Calif.; http://www.cadence.com/products/vcc.html.
7. D. Gajski et al., SpecC Specification Language and Methodology, Kluwer Academic, Norwell, Mass., 2000.
8. D. Wingard, "Micronetwork-Based Integration for SOCs," Proc. 38th Design Automation Conf. (DAC 01), ACM Press, New York, 2001, pp. 673-677.
9. D. Lyonnard et al., "Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip," Proc. 38th Design Automation Conf. (DAC 01 ), ACM Press, New York, pp. 518-523.
10. W.O. Cesário et al., "Colif: A Design Representation for Application-Specific Multiprocessor SOCs," IEEE Design & Test of Computers, vol. 18, no. 5, Sept.-Oct. 2001, pp. 8-20.
11. S. Yoo et al., "A Generic Wrapper Architecture for Multi-Processor SoC Cosimulation and Design," Proc. 9th Int'l Symp. Hardware/Software Codesign (CODES 01), ACM Press, New York, 2001, pp. 195-200.
12. M. Diaz-Nava and G.S. Okvist, "The Zipper Prototype: A Complete and Flexible VDSL Multi-carrier Solution," ST J. System Research, vol. 2, no. 1, Sept. 2001, pp. 1/3-21/3.