|
|
Volumn 35, Issue 1, 2002, Pages 70-78
|
|
Networks on chips: A new SoC paradigm
|
|
Author keywords
[No Author keywords available]
|
|
Indexed keywords
INTEGRATED CIRCUIT LAYOUT;
INTERCONNECTION NETWORKS;
LSI CIRCUITS;
MICROCONTROLLERS;
MICROELECTRONIC PROCESSING;
MICROPROCESSOR CHIPS;
NANOTECHNOLOGY;
TRANSISTORS;
TRANSMISSION LINE THEORY;
GLOBALLY ASYNCHRONOUS CHIPS;
LOCALLY SYNCHRONOUS CHIPS;
MICRONETWORK CONTROL;
ON CHIP MICRONETWORKS;
ON CHIP SIGNAL TRANSMISSION;
SYSTEM ON CHIP DESIGN;
WIRING DELAYS;
MICROCOMPUTERS;
|
|
EID: 0036149420
PISSN: 00189162
EISSN: None
Source Type: Trade Journal
DOI: 10.1109/2.976921 Document Type: Article |
|
Times cited : (3063)
|
|
References (12)
|
