Path clustering in software timing analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 9, Issue 6, 2001, Pages 773-782

  Wolf, Fabian ^b   Ernst, Rolf ^a,b   Ye, Wei ^b  

^a IEEE   (Germany)

^b TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

Performance analysis; Real time systems; Software timing estimation; System level design

Indexed keywords

SOFTWARE TIMING ANALYSIS;

ASYNCHRONOUS TRANSFER MODE; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; REAL TIME SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS); SYSTEMS ANALYSIS;

COMPUTER SOFTWARE;

EID: 0035704637     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.974891     Document Type: Article

References (25)

1. Combining multiple models of computation for scheduling and allocation
2. Evaluating tight execution time bounds of programs by annotations
3. Calculating the maximum execution time of real-time programs
4. Experiments with a program timing tool based on source-level timing scheme
5. Software execution from executable specification
6. Embedded program timing analysis based on path clustering and architecture classification
7. Instruction level power analysis and optimization of software
8. Fast and precise WCET prediction by separate cache and path analyses
9. Automatic derivation of path and loop annotations in object-oriented real-time programs
10. Supporting timing analysis by automatic bounding of loop iterations
11. Fast timing analysis for hardware-software cosynthesis
12. Static timing analysis of embedded software on advanced processor architectures
13. Data flow based cache prediction using local simulation
14. Execution cost interval refinement in static software analysis
15. Interval-based analysis of software processes
16. Software timing and power estimation of telecom systems
17. A 160-MHz, 32-b, 0.5W CMOS RISC microprocessor
18. Segment-wise timing and power measurement in software emulation