An energy saving strategy based on adaptive loop parallelization

Proceedings - Design Automation Conference

Volumn , Issue , 2002, Pages 195-200

  Kadayif, I ^a   Kandemir, M ^a   Karakoy, M ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

Adaptive parallelization; Energy consumption; Multiprocessing

Indexed keywords

ADAPTIVE LOOP PARALLELIZATION;

ENERGY UTILIZATION; MICROPROCESSOR CHIPS; PROGRAM COMPILERS; SYNCHRONIZATION;

MULTIPROCESSING SYSTEMS;

EID: 0036056447     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2002.1012619     Document Type: Article

References (16)

1. The SUIF compiler for scalable parallel machines
2. System-level power optimization: Techniques and tools
3. DRAM energy management using software and hardware directed power mode control
4. A chip multiprocessor architecture with speculative multithreading
5. The case for a single chip multiprocessor
6. Memory exploration for low power embedded systems
7. Low power DSPs for wireless communications
8. Energy-driven integrated hardware-software optimizations using SimplePower
9. Exploiting VLIW schedule slacks for dynamic and leakage energy reduction