Layered, multi-threaded, high-level performance design

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 954-959

  Cassidy, Andrew S ^a   Paul, Jo Ann M ^a   Thomas, Donald E ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN MODIFICATIONS; HIGH-LEVEL MODELING; INSTRUCTION SET SIMULATORS; INTERACTING SYSTEM; NETWORK PROCESSOR; PERFORMANCE DESIGN; PERFORMANCE IMPACT; SYSTEM ARCHITECTURES;

COMPUTER ARCHITECTURE; DISPENSERS; EXHIBITIONS; NETWORK ARCHITECTURE;

DESIGN;

EID: 0345855761     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253728     Document Type: Conference Paper

References (12)

1. J. Paul, D. Thomas. A layered, codesign virtual machine approach to modeling computer systems DATE 2002
2. N. Tibrewala, J. Paul, D. Thomas. Modeling and Evaluation of Hardware/Software DesignsCODES 2001
3. B. Grattan, G. Stitt, F. Vahid. Codesign-extended applications. CODES 2002
4. K. Richter, R. Ernst. Event model interfaces for heterogeneous system analysis DATE 2002
5. F. Gharsalli, S. Meftali, F. Rousseau, A. Jerraya. Automatic generation of embedded memory wrapper for multiprocessor SoC DAC 2002
6. A. Cassidy. High-Level Performance Modeling and Design Exploration CMU-CSSI 02-38 Tech Report. October 2002
7. C.L. Seitz. System timing. Introduction to VLSI Systems.C. Mead, L. Conway. Reading, MA: Addison-Wesley, 1980
8. B. Zeigler, H. Praehofer, T. Kim. Theory of Modeling and Simulation 2nd Edition. San Diego: Adademic Press. 2000
9. E. Lee, A.Sangiovanni-Vincentelli. A framework for comparing models of computation IEEE Trans. CAD, Dec. ?98
10. M. Waldvogel, G. Varghese, J. Turner, and B. Plattner. Scalable high speed IP routing lookups SIGCOMM ?97
11. Intel Corp. IXP 1200 Network Processor Datasheet. Aug. ?01
12. Intel Corp. Intel IXA Software Development Kit. Ver. 20