Networks on silicon: Combining best-effort and guaranteed services

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 423-425

  Goossens, K ^a   Van Meerbergen, J ^a   Peeters, A ^a   Wielage, R ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BEST-EFFORT; FUTURE TECHNOLOGIES; GUARANTEED SERVICE; HARDWARE ARCHITECTURE; HARDWARE DESIGN; PROTOCOL STACK; SOFTWARE MODEL; SOFTWARE PROGRAMMING;

EXHIBITIONS; HARDWARE; INTERNET PROTOCOLS; NETWORK ARCHITECTURE;

SILICON;

EID: 84893737717     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998309     Document Type: Conference Paper

References (8)

1. ATM Forum. ATM User-Network Interface Specification. 1994
2. R. E. Bryant, et al. Limitations and challenges of computeraided design technology for CMOS VLSI. Proc. of the IEEE, 89(3):341-365, March 2001.
3. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In DAC, pages 684-689, June 2001.
4. J. D. Day and H. Zimmerman. The OSI reference model. In Proceedings of the IEEE, volume 71, pages 1334-1340, 1983.
5. P. Guerrier. Un Réseau D'Interconnexion pour Systémes Intégrés. PhD thesis, Université Paris VI, Mar. 2000.
6. N. McKeown. iSLIP: A scheduling algorithm for input-queued switches. IEEE Transactions on Networking, 7(2), Apr. 1999.
7. J. Rexford and K.G. Shin. Support for multiple classes of traffic in multicomputer routers. In LNCS 853, 1994.
8. M. Sgroi, et al. Addressing the system-on-a-chip interconnect woes through communication-based design. In DAC'2001