Incorporating DRAM access modes into high-level synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 17, Issue 2, 1998, Pages 96-109

  Panda, Preeti Ranjan ^a   Dutt, Nikil D ^a   Nicolau, Alexandra ^a  

^a SYNOPSYS INC   (United States)

Author keywords

High level synthesis; Memory synthesis

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; OPTIMIZATION; STORAGE ALLOCATION (COMPUTER);

DYNAMIC RANDOM ACCESS MEMORY (DRAM); HIGH LEVEL SYNTHESIS;

RANDOM ACCESS STORAGE;

EID: 0032001453     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.681260     Document Type: Article

References (31)

1. F. Balasa, F. Catthoor, and H. D. Man, "Background memory area estimation for multidimensional signal processing systems," IEEE Trans. VLSI Syst., vol. 3, pp. 157-172, June 1995.
2. M. J. Flynn, Computer Architecture - Pipelined and Parallel Processor Design. Sudbury, MA: Jones and Bartlett, 1995.
3. T. Ly, D. Knapp, R. Miller, and D. MacMillen, "Scheduling using behavioral templates," in Proc. ACM/IEEE Design Automation Conf., San Francisco, CA, June 1995, pp. 599-604.
4. L. Stok and J. A. G. Jess, "Foreground memory management in data path synthesis," Int. J. Circuit Theory Applicat., vol. 20, pp. 235-255, 1992.
5. M. Balakrishnan, A. K. Majumdar, D. K. Banerji, J. G. Linders, and J. C. Majithia, "Allocation of multiport memories in data path synthesis," IEEE Trans. Computer-Aided Design, vol. 7, pp. 536-540, Apr. 1988.
6. T. Kim and C. L. Liu, "Utilization of multiport memories in data path synthesis," in Proc. Design Automation Conf., Dallas, TX, June 1993, pp. 298-302.
7. L. Ramachandran, D. Gajski, and V. Chaiyakul, "An algorithm for array variable clustering," in Proc. Eur. Design Test Conf., Paris, France, Feb. 1994, pp. 262-266.
8. F. Balasa, F. Catthoor, and H. D. Man, "Dataflow-driven memory allocation for multi-dimensional signal processing systems," in Proc. IEEE/ACM Int. Conf. Computer Aided Design, San Jose, CA, Nov. 1994, pp. 31-34.
9. S. Wuytack, F. Catthoor, F. Franssen, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power systems," in Proc. IEEE Int. Workshop Low Power Design, Napa, CA, Apr. 1994, pp. 203-208.
10. P. E. R. Lippens, J. L. van Meerbergen, W. F. J. Verhaegh, and A. van der Werf, "Allocation of multiport memories for hierarchical data streams," in Proc. IEEE Int. Conf. Computer Aided Design, Santa Clara, CA, Nov. 1993, pp. 728-735.
11. D. Karchmer and J. Rose, "Definition and solution of the memory packing problem for field-programmable systems," in Proc. IEEE/ACM Int. Conf. Computer Aided Design, Santa Jose, CA, Nov. 1994, pp. 20-26.
12. P. K. Jha and N. Dutt, "Library mapping for memories," in Proc. Eur. Design Test Conf., Paris, France, Mar. 1997, pp. 288-292.
13. H. Schmit and D. E. Thomas, "Synthesis of application-specific memory designs," IEEE Trans. VLSI Syst., vol. 5, pp. 101-111, Mar. 1997.
14. I. M. Verbauwhede, C. J. Scheers, and J. M. Rabaey, "Memory estimation for high level synthesis," in Proc. Design Automation Conf., San Diego, CA, June 1994, pp. 143-148.
15. S. Bakshi and D. Gajski, "A memory selection algorithm for high-performance pipelines," in Proc. Eur. Design Automation Conf., Brighton, UK, 1995, pp. 124-129.
16. J. S. Sun and R. W. Broderson, "Design of system interface modules," in Proc. IEEE/ACM Int. Conf. Computer Aided Design, Nov. 1992, pp. 478-481.
17. P. Chou, R. Ortega, and G. Borriello, "Interface co-synthesis techniques for embedded systems," in Proc. IEEE/ACM Int. Conf. Computer Aided Design, Santa Clara, CA, Nov. 1995, pp. 280-287.
18. T. Meng, Synchronization Design for Digital Systems. Norwell, MA: Kluwer, 1991.
19. K.-S. Chung, R. K. Gupta, and C. L. Liu, "Interface co-synthesis techniques for embedded systems," in Proc. IEEE/ACM Int. Conf. Computer Aided Design, San Jose, CA, Nov. 1996, pp. 442-447.
20. P. R. Panda, N. D. Dutt, and A. Nicolau, "Memory organization for improved data cache performance in embedded processors," in Proc. Int. Symp. System Synthesis, La Jolla, CA, Nov. 1996, pp. 90-95.
21. M. R. Garey and D. S. Johnson, Computers and Intractability - A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
22. D. Gajski, N. Dutt, S. Lin, and A. Wu, High Level Synthesis: Introduction to Chip and System Design. Norwell, MA: Kluwer, 1992.
23. D. F. Bacon, S. L. Graham, and O. J. Sharp, "Compiler transformations for high-performance computing," ACM Computing Surveys, vol. 26, no. 4, pp. 345-420, Dec. 1994.
24. M. Cierniak and W. Li, "Unifying data and control transformations for distributed shared memory machines," in Proc. ACM SIGPLAN'95 Conf. Programming Language Design and Implementation, La Jolla, CA, June 1995, pp. 205-217.
25. P. R. Panda and N. D. Dutt, "Reducing address bus transitions for low power memory mapping," in Proc. Eur. Design and Test Conf., Paris, France, Mar. 1996, pp. 63-67.
26. D. Kolson, A. Nicolau, N. D. Dutt, and K. Kennedy, "Optimal register assignment to loops for embedded code generation," ACM Trans. Design Automat. Electron. Syst., vol. 1, no. 2, pp. 251-279, Apr. 1996.
27. P. R. Panda and N. D. Dutt, "1995 high level synthesis design repository," in Proc. Int. Symp. System Synthesis, Cannes, France, Sept. 1995, pp. 170-174.
28. F. Catthoor and L. Svensson, Application-Driven Architecture Synthesis. Norwell, MA: Kluwer, 1993.
29. D. Le Gall, "MPEG: A video compression standard for multimedia applications," Commun. ACM, vol. 34, no. 4, pp. 46-58, Apr. 1991.
30. M. Lam, E. Rothberg, and M. E. Wolf, "The cache performance and optimizations of blocked algorithms," in Proc. 4th Int. Conf. Architectural Support for Programming Languages and Operating Systems, Santa Clara, CA, Apr. 1991, pp. 63-74.
31. R. K. Brayton, R. Rudell, and A. Sangiovanni-Vincentelli, "Mis: A multiple level logic optimization system," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1062-1082, Nov. 1987.