An integer linear programming based approach for parallelizing applications in on-chip multiprocessors

Proceedings-Design Automation Conference

Volumn , Issue , 2002, Pages 703-708

  Kadayif, I ^a   Kandemir, M ^a   Sezer, U ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

Constraint Based Compilation; Embedded Systems; Loop Level Parallelism

Indexed keywords

INTEGER LINEAR PROGRAMMING (ILP);

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; INTEGER PROGRAMMING; LINEAR PROGRAMMING; PARALLEL PROCESSING SYSTEMS;

MICROPROCESSOR CHIPS;

EID: 0036045542     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2002.1012715     Document Type: Article

References (17)

1. Power and energy reduction via pipeline balancing
2. System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design
3. Analytical energy dissipation models for low power caches
4. A chip multiprocessor architecture with speculative multi-threading
5. Profile-driven code execution for low power dissipation
6. Evaluating alternatives for a multiprocessor microprocessor
7. The case for a single chip multiprocessor
8. Energy-driven integrated hardware-software optimizations using SimplePower
9. Cacti: An enhanced cache access and cycle time model