ALBORZ: Address Level Bus Power Optimization

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2002-January, Issue , 2002, Pages 470-475

  Aghaghiri, Yazdan ^a   Fallah, Farzan ^a,b   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

Capacitance; Decoding; Electronic switching systems; Encoding; Energy consumption; Hamming distance; Independent component analysis; Logic circuits; Switching circuits

Indexed keywords

CAPACITANCE; CHOPPERS (CIRCUITS); CODES (SYMBOLS); DECODING; ELECTRIC NETWORK ANALYSIS; ENCODING (SYMBOLS); ENERGY UTILIZATION; HAMMING DISTANCE; INDEPENDENT COMPONENT ANALYSIS; LOGIC CIRCUITS; SWITCHING CIRCUITS;

ADDRESS BUS; ELECTRONIC SWITCHING SYSTEMS; LOW POWER; POWER OPTIMIZATION; SMALL AREA; SWITCHING ACTIVITIES; TRANSITION SIGNALING;

BUSES;

EID: 84948455469     PISSN: 19483287     EISSN: 19483295     Source Type: Journal    
DOI: 10.1109/ISQED.2002.996790     Document Type: Article

References (9)

1. M. R. Stan, W. P. Burleson, "Bus-Invert Coding for low-Power I/O, " IEEE Transactions on Very Large Scale Integration Systems, Vol.3, No. 1, pp. 49-58, Mar. 1995.
2. L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, "Asymptotic Zero-Transition Activity Encoding for Address Buses in Low-Power Microprocessor-Based Systems, " GLS-VLSI-97: IEEE 7 th Great Lakes Symposium on VLSI, Urbana, IL, pp. 77-82, Mar. 1997.
3. M. Ikeda, K. Asada, "Bus Data Coding with Zero Suppression for Low Power Chip Interfaces", International Workshop on Logic and Architecture Synthesis, pp.267-274, Dec. 1996.
4. Komatsu, M. Ikeda, K. Asada, " Low Power Chip Interface based on Bus Data Encoding with Adaptive Code-book Method", Ninth Great Lakes Symposium, pp368-371, 1999.
5. W. Fornaciari, M. Polentarutti, D.Sciuto, and C. Silvano, "Power Optimization of System-Level Address Buses Based on Software Profiling, " CODES 2000, San Diego, CA, pp. 29-33, 2000.
6. M. R. Stan, W. P. Burleson, "Low power encodings for global communication in CMOS VLSI, " IEEE Transactions on Very Large Scale Integration Systems, Vol.5, No. 4, pp. 444-455, Dec. 1997.
7. S. Ramprasad, N. Shanbhag, I. N. Hajj, " A Coding Framework for Low-Power Address and Data Busses", IEEE transactions on Very Large Scale Integration Systems, Vol 7, No. 2, June 1999
8. Computer Architecture, A Quantitative Approach, Henessey and Patterson, 1996.
9. www.simplescalar.org