APEX: Access pattern based memory architecture exploration

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2001, Pages 25-32

  Grun, P ^a   Dutt, N ^a   Nicolau, A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE; DATA STRUCTURES; EMBEDDED SYSTEMS; HEURISTIC METHODS;

STREAM BUFFERS;

DATA STORAGE EQUIPMENT;

EID: 0034785326     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. A memory selection algorithm for high-performance pipelines
2. Sunder: A programmable hardware prefetch architecture for numerical loops
3. Access pattern based local memory customization for low power embedded systems
4. Analysis of power consumption in memory hierarchies
5. A language for conveying the aliasing properties of dynamic, pointer-based data structures
6. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
7. Processor-memory co-explotation driven by a memory-aware architecture description language
8. Evaluating stream buffers as a secondary cache replacement
9. Pi/ot: Parallel i/o templates
10. Informed prefeching and caching
11. Sorting out the new DRAMs
12. An integrated cache timing and power model
13. Dependence based prefetching for linked data structures
14. Adapting cache line size to application behavior
15. Energy-driven integrated hardware-software optimizations using simplepower
16. Flow graph balancing for minimizing the required memory bandwith