An interconnect architecture for networking systems on chips

IEEE Micro

Volumn 22, Issue 5, 2002, Pages 36-45

  Karim, Faraydon ^a   Nguyen, Anh ^a   Dey, Sujit ^b  

^a STMicroelectronics USA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COSTS; INTERNET; MICROPROCESSOR CHIPS; ROUTERS;

INTERNET ROUTERS;

INTERCONNECTION NETWORKS;

EID: 0036760592     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2002.1044298     Document Type: Article

References (13)

1. V.P. Kumar, T.V. Lakshman, and D. Stiliadis, "Beyond Best Effort: Router Architectures for the Differentiated Services of Tomorrow's Internet," IEEE Comm., vol. 36, no. 5, May 1998, pp. 152-164.
2. T.V. Lakshman and D. Stiliadis, "High-Speed Policy-Based Packet Forwarding Using Efficient Multidimensional Range Matching," Proc. ACM SIGCOMM, ACM Press, New York, 1998, pp. 191-202.
3. K. Lahiri, A. Raghunathan, and S. Dey, "Evaluation of the Traffic Performance Characteristics of System-on-Chip Communication Architectures," Proc. 14th Int'l Conf. VLSI Design, IEEE CS Press, Los Alamitos, Calif., 2001, pp. 29-35.
4. J.A. Rowson and A. Sangiovanni-Vincentelli, "Interface-Based Design," Proc. 34th Ann. Design Automation Conf., ACM Press, New York, 1997, pp. 178-183.
5. R.B. Ortega and G. Borriello, "Communication Synthesis for Distributed Embedded Systems," Proc. Int'l Conf. Computer-Aided Design (ICCAD 98), IEEE CS Press, Los Alamitos, Calif., 1998, pp. 437-444.
6. M. Gasteier and M. Glesner, "Bus-Based Communication Synthesis on System Level," ACM Trans. Design Automation Electronic Systems, vol. 4, no. 1, Jan. 1999, pp. 1-11.
7. K. Lahiri, A. Raghunathan, and S. Dey, "Communication Architecture Tuners: A Methodology for the Design of High-Performance Communication Architectures for System-on-Chips," Proc. 37th Design Automation Conf., ACM Press, New York, 2000, pp. 513-518.
8. K. Lahiri, A. Raghunathan, and S. Dey, "Efficient Exploration of the SOC Communication Architecture Design Space," Proc. Int'l Conf. Computer-Aided Design (ICCAD 00), IEEE CS Press, Los Alamitos, Calif., 2000, pp. 424-430.
9. Sonics Integration Architecture, www.sonicsine.com.
10. D. Flynn, "AMBA: Enabling Reusable On-Chip Designs," IEEE Micro, vol. 7, no. 4, July-Aug. 1997, pp. 20-27.
11. A. Charlesworth, "The Sun Fireplane Inter-connect," IEEE Micro, vol. 22, no. 1, Jan.-Feb. 2002, pp. 36-45.
12. J. Chen and T. Stern, "Throughput Analysis, Optimal Buffer Allocation, and Traffic Imbalance Study of a Generic Nonblocking Packet Switch," IEEE J. Selected Areas in Comm., vol. 9, no. 3, Apr. 1991, pp. 439-449.
13. D. Gross and C. Harris, Fundamentals of Queueing Theory, 3rd ed., John Wiley & Sons, New York, 1998, pp. 297-300.