Bus encoding architecture for low-power implementation of an AMBA-based SoC platform

IEE Proceedings: Computers and Digital Techniques

Volumn 149, Issue 4, 2002, Pages 152-156

  Osborne, S ^a   Erdogan, A T ^b   Arslan, T ^b   Robinson, D ^a  

^a INSTITUTE FOR SYSTEM LEVEL INTEGRATION   (United Kingdom)

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL DESIGN; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; COMPUTER SIMULATION; MICROCONTROLLERS; SIGNAL ENCODING;

ADVANCED MICROCONTROLLER BUS ARCHITECTURE (AMBA); BUS ENCODING;

SYSTEMS ANALYSIS;

EID: 0036630112     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:20020448     Document Type: Conference Paper

References (17)

1. Bus-invert coding for low-power I/O
2. Some issues in gray code addressing
3. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems
4. Power optimization of system-level address buses based on software profiling
5. Power-optimal encoding for DRAM address bus
6. Low-power encoding for global communications in CMOS VLSI
7. Narrow bus encoding for low-power DSP systems
8. Low power chip interface based on bus data encoding with adaptive codebook method
9. Architectures and synthesis algorithms for power-efficient bus interfaces
10. Power optimization of core-based systems by address bus encoding
11. Partial bus-invert coding for power optimization of system level bus
12. Working-zone encoding for reducing the energy in microprocessor address buses
13. A coding framework for low-power address and data busses
14. Re-usable low power DSP IP embedded in an ARM based SoC architecture
15. Memory bus encoding for low power: A tutorial
16. Limited-weight codes for low power I/O
17. Ad oculos digital image processing