Filter cache: An energy efficient memory structure

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 1997, Pages 184-193

  Kin, Johnson ^a   Gupta, Munish ^a   Mangione Smith, William H ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY EFFICIENCY; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; RANDOM ACCESS STORAGE;

FILTER CACHES;

BUFFER STORAGE;

EID: 0031336708     PISSN: 10724451     EISSN: None     Source Type: None    
DOI: 10.1109/MICRO.1997.645809     Document Type: Conference Paper

References (12)

1. D. A. Patterson J. L. Hennessy Computer Organization & Design The Hardware/Software Interface 1994 Morgan Kaufmann Large and Fast: Exploiting Memory Hierarchy
2. J. Montanaro A 160MHz 32b 0.5W CMOS RISC Microprocessor Proc. of International Solid-State Circuits Conference Proc. of International Solid-State Circuits Conference 1996
3. R. Bechade A 32b 66MHz 1.8W microprocessor Proc. of International Solid-State Circuits Conference Proc. of International Solid-State Circuits Conference 1994
4. R. Gonzalez M. Horowitz Energy Dissipation in General Purpose Microprocessors IEEE Journal of Solid State Circuits 31 1277 1284 1996
5. M. B. Kamble K. Ghose Energy-Efficiency of VLSI Caches: A Comparative Study Proc. of International Conference on VLSI Design Proc. of International Conference on VLSI Design 1997
6. M. B. Kamble K. Ghose Analytical Energy Dissipation Models for Low Power Caches Proc. of International Symposium on Low-Power Electronics and Design Proc. of International Symposium on Low-Power Electronics and Design 1997
7. S. E Wilton N. Jouppi An Enhanced Access and Cycle Time Model for On-Chip Caches 1994 93/5 DEC WRL
8. C. Su A. Despain Cache Design Tradeoffs for Power and Performance Optimization: A Case Study Proc. of International Symposium on Low Power Design Proc. of International Symposium on Low Power Design 1995
9. U. Ko P. T. Balsara A. K. Nanda Energy Optimization of Multi-Level Processor Cache Architectures Proc. of International Symposium on Low Power Design Proc. of International Symposium on Low Power Design 1995
10. J. Turley ARM Grabs Embedded Speed Lead 10 1996
11. P. P. Chang S. A. Mahlke W. Y. Chen N. J. Warter W.-M. W. Hwu IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors Proc. of International Symposium on Computer Architecture Proc. of International Symposium on Computer Architecture 1991
12. C. Lee M Potkonjak W. H. MangioneSmith MediaBench: A Tool for Evaluating Multimedia and Communications Systems Proc. of Micro 30 Proc. of Micro 1997