1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 11, 2000, Pages 1697-1704

  Zhang, Hui ^a,c,d   Prabhu, Vandana ^a,d,i   George, Varghese ^a,d,k   Wan, Marlene ^a,d   Benes, Martin ^b,d,e   Abnous, Arthur ^a,d,f   Rabaey, Jan M ^a,d,g,h,j  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Myricom Inc   (United States)

^c UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA   (China)

^d UNIVERSITY OF CALIFORNIA   (United States)

^e PRINCETON UNIVERSITY   (United States)

^f UNIVERSITY OF CALIFORNIA   (United States)

^g UNIVERSITY OF PAVIA   (Italy)

^h WASEDA UNIVERSITY   (Japan)

ⁱ BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE   (India)

^j UNIVERSITY OF CALIFORNIA   (United States)

^k Microbiology and Biochemistry Lakeside Campus   (India)

more..

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; ELECTRIC POWER SUPPLIES TO APPARATUS; FIELD PROGRAMMABLE GATE ARRAYS; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; MOBILE COMPUTING; SPEECH CODING;

LOW POWER HETEROGENEOUS RECONFIGURABLE DIGITAL SIGNAL PROCESSORS; RECONFIGURABLE ARCHITECTURES; SPEECH CODERS;

DIGITAL SIGNAL PROCESSING;

EID: 0034314477     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.881217     Document Type: Article

References (12)

1. M. Goel and N. R. Shanbhag, "Low-power equalizers for 51.84-Mb/s very high-speed digital subscriber loop (VDSL) modems," in Proc. IEEE Workshop Signal Processing Systems, Boston, MA, Oct. 1998, pp. 317-326.
2. A. Abnous and J. M. Rabaey. Ultra-low-power domain-specific multimedia processors, presented at Proc. IEEE VLSI Signal Processing Workshop
3. H. Zhang, V. Prabhu, V. George, M. Wan, M. Benes, A. Abnous, and J. M. Rabaey, "A 1-V heterogeneous reconfigurable processor IC for baseband wireless applications," in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 68-69.
4. J. M. Rabaey, "Reconfigurable computing: The solution to low-power programmable DSP," in Proc. 1997 ICASSP Conf., Munich, Germany, Apr. 1997.
5. M. Benes, "Design and Implementation of Communication and Switching Techniques for the Pleiades Family of Processors," Master's thesis, Univ. Calif, Berkeley, 1999.
6. M. Wan, H. Zhang, V. George, M. Benes, A. Abnous, and J. M. Rabaey, "Design methodology of a low-energy reconfigurable single-chip DSP system," J. VLSI Signal Processing, 2000.
7. H. Zhang, M. Wan, V. George, and J. M. Rabaey, "Interconnect architecture exploration for low energy reconfigurable single-chip DSPs," in Proc. WVLSI, Orlando, FL, Apr. 1999, pp. 2-8.
8. S. Li, M. Wan, and J. M. Rabaey, "Configuration code generation and optimizations for heterogeneous reconfigurable DSPs," presented at the Proc. SiPS, 1999.
9. V. George, H. Zhang, and J. Rabaey, "Low-energy FPGA design," in Proc. ISLPED, 1999, pp. 188-193.
10. T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A dynamic voltage-scaled microprocessor system," in Proc. ISSCC, 2000, pp. 294-295.
11. H. Zhang et al., "Low-swing interconnect interface circuits," in Proc. ISLPED, 1998, pp. 161-16.
12. W. Lee et al., "A 1 V DSP for wireless communication," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 92-93.