Low-power encodings for global communication in CMOS VLSI

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 5, Issue 4, 1997, Pages 444-455

  Stan, Mircea R ^a,b   Burleson, Wayne P ^a,c  

^a IEEE   (United States)

^b University of Virginia   (United States)

^c University of Massachusetts at Amherst   (United States)

Author keywords

Global communication in VLSI; Low power encoding; Low power I O; Space encoding; Time encoding; Two dimensional (2 D) codes

Indexed keywords

CMOS INTEGRATED CIRCUITS; CODES (SYMBOLS); DATA COMPRESSION; DATA STRUCTURES; INTEGRATED CIRCUIT LAYOUT; REDUNDANCY; SIGNAL ENCODING;

GLOBAL COMMUNICATION; SPACE ENCODING; TIME ENCODING;

VLSI CIRCUITS;

EID: 0031342532     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.645071     Document Type: Article

References (43)

1. H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Menlo Park, CA: 1990.
2. R. E. Blahut, Theory and Practice of Error Control Codes. Reading, MA: Addison Wesley, 1983.
3. A. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power techniques for portable real-time DSP application," in VLSI Design, India, 1992.
4. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," Proc. IEEE, vol. 83, pp. 498-523, Apr. 1995.
5. W. A. Chren, "Low delay-power product CMOS design using one-hot residue coding," in Proc. Int. Symp. Low Power Design, Dana Point, CA, Apr. 1995, pp. 145-150.
6. A. Dasgupta and R. Karri, "Electromigration reliability enhancement via bus activity distribution," in Proc. Design Automat. Conf., Las Vegas, NV, June 1996, pp. 353-356.
7. D. del Corso, H. Kirrmann, and J. D. Nicoud, Microcomputer Buses and Links. New York: Academic, 1986.
8. J. di Giacomo, Digital Bus Handbook. New York: McGraw-Hill, 1990.
9. D. Dobberpuhl et al., "A 200 mhz, 64 b, dual issue CMOS microprocessor," in Proc. Int. Solid-State Circuits Conf., 1992, pp. 106-107.
10. R. J. Fletcher, "Integrated circuit having outputs configured for reduced state changes," U.S. Patent no. 4 667 337, May 1987.
11. E. Fujiwara and D. K. Pradhan, "Error-control coding in computers," Comput., pp. 63-72, July 1990.
12. G. D. Hachtel, M. Hermida, A. Pardo, M. Poncino, and F. Somenzi, "Re-encoding sequential circuits to reduce power dissipation," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 70-73.
13. S. Hauck, "Asynchronous design methodologies: An overview," in Proc. IEEE, Jan. 1995, pp. 69-92.
14. S. Kodical, "Simultaneous switching noise," in IDT High-Speed CMOS Logic Design Guide, Santa Clara, CA, pp. 41-47, 1993.
15. S. Lin, J. Daniel, and J. Costello, Error Control Coding: Fundamentals and Applications, Prentice-Hall, Englewood Cliffs, NJ, 1983.
16. D. Marculescu, R. Marculescu, and M. Pedram, "Information theoretic measures for energy consumption at register transfer level," in Proc. Int. Symp. Low Power Design, Dana Point, CA, Apr. 1995, pp. 81-86.
17. R. Marculescu, D. Marculescu, and M. Pedram, "Efficient power estimation for highly correlated input streams," in Design Automat. Conf., June 1995, pp. 628-634.
18. R. Mehra, D. B. Lidsky, A. Abnous, P. E. Landman, and J. M. Rabaey, "Algorithm and architectural level methodologies for low power," in Low Power Design Methodologies, J. M. Rabaey and M. Pedram, Eds. Boston, MA: Kluwer Academic, 1996, pp. 335-362.
19. R. Mehra and J. Rabaey, "Behavioral level power estimation and exploration," in Proc. Int. Workshop Low Power Design, Napa, CA, Apr. 1994, pp. 197-202.
20. C. A. Neugebauer and R. O. Carlson, "Comparison of wafer scale integration with VLSI packaging approaches," IEEE Trans. Comp., Hybrids, and Manufact. Technol., June 1987, pp. 184-189.
21. K. Nogami and A. El Gamal, "A CMOS 160 Mb/s phase modulation I/O interface circuit," in Proc. Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1994, pp. 108-109.
22. E. Olson and S. Kang, "Low-power state assignment for finite state machines," in Proc. Int. Workshop Low Power Design, Napa, CA, Apr. 1994, pp. 63-68.
23. A. Park and R. Maeder, "Codes to reduce switching transients across VLSI I/O pins," Comput. Arch. News, pp. 17-21, Sept. 1992.
24. M. Pedram, "Power minimization in IC design," ACM Trans. Design Automat. Electron. Syst., vol. 1, no. 1, Jan. 1996.
25. Rambus, Inc., Mountain View, CA, Rambus Architectural Overview, 1993.
26. T. R. N. Rao and E. Fujiwara, Error Control Coding for Computer Systems. Englewood Cliffs, NJ: Prentice-Hall, 1989.
27. D. Salzmann, T. Knight, and P. Franzon, "Application of capacitive coupling to switch fabrics," in Proc. Multi-Chip Modules Conf., Santa Cruz, CA, Jan. 1995, pp. 195-199.
28. A. A. Shen, A. Ghosh, S. Devadas, and K. Keutzer, "On average power dissipation and random pattern testability of CMOS combinational logic networks," in Proc. Int. Conf. Computer-Aided Design, Nov. 1992, pp. 402-407.
29. P. H. Siegel, "Recording codes for digital magnetic storage," IEEE Trans. Magnet., pp. 1344-1349, Sept. 1985.
30. D. Singh, J. M. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T. J. Mozdzen, "Power conscious cad tools and methodologies: A perspective," Proc. IEEE, vol. 83, pp. 570-594, Apr. 1995.
31. M. R. Stan, "Low-power techniques in CMOS VLSI," Ph.D. dissertation, Univ. Massachusetts, Dep. Elec. Comput. Eng., Sept. 1996.
32. M. R. Stan and W. P. Burleson, "Limited-weight codes for low-power I/O," in Proc. Int. Workshop Low Power Design, Napa, CA, Apr. 1994, pp. 209-214.
33. M. R. Stan and W. P. Burleson, "Bus-invert coding for low power I/O," IEEE Trans. VLSI Syst., vol. 3, pp. 49-58, Mar. 1995.
34. M. R. Stan and W. P. Burleson, "Coding a terminated bus for low power," in Great Lakes Symp. VLSI, Buffalo, NY, Mar. 1995, pp. 70-73.
35. M. R. Stan and W. P. Burleson, "Low-power CMOS clock drivers," in Proc. TAU Int. Workshop on Timing Issues, Seattle, WA, Nov. 1995, pp. 149-156.
36. M. R. Stan and W. P. Burleson, "Two-dimensional codes for low power," in Proc. Int. Symp. Low Power Electron. Design, Monterey, CA, Aug. 1996.
37. C.-L. Su, C.-Y. Tsui, and A. M. Despain, "Saving power in the control path of embedded processors," IEEE Design Test Comput., vol. 11, pp. 24-30, 1994.
38. J. F. Tabor, "Noise reduction using low weight and constant weight coding techniques," Master's Thesis, Massachusetts Inst. Technol., Cambodge, May 1990.
39. C.-Y. Tsui, M. Pedram, C.-H. Chen, and A. M. Despain, "Low power state assignment targeting two- and multi-level logic implementations," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 82-87.
40. N. Weste and K. Eshraghian, Eds., Principles of CMOS VLSI Design. Reading, MA: Addison Wesley, 1993.
41. S. Wuytack, F. Catthoor, F. Franssen, L. Nachtergaele, and H. D. Man, "Global communication and memory optimizing transformations for low power systems," in Proc. Int. Workshop Low Power Design, Napa, CA, Apr. 1994, pp. 203-208.
42. T. Yamauchi, Y. Morooka, and H. Ozaki, "A low power and high speed data transfer scheme with asynchronous compressed pulse width modulation for AS-memory," in Proc. Symp. VLSI Circuits, Kyoto, Japan, June 1995, pp. 27-28.
43. J. Ziv and A. Lempel, "A universal algorithm for sequential data compression," IEEE Trans. Inform. Theory, vol. 23, pp. 337-343, 1977.