Efficient worst case timing analysis of data caching

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 1996, Pages 230-240

  Kim, Sung Kwan ^a   Min, Sang Lyul ^a   Ha, Rhan ^b  

^a Seoul National University   (South Korea)

^b Hong Ik University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE TIMING; ARRAY AND POINTER; BENCHMARK PROGRAMS; CONSERVATIVE APPROACHES; CURRENT ANALYSIS; DATA DEPENDENCE ANALYSIS; MEMORY LOCATIONS; WORST-CASE EXECUTION TIME;

DYNAMIC LOADS; BUFFER STORAGE;

COMPUTER AIDED ANALYSIS; DATA HANDLING; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; REAL TIME SYSTEMS; REDUCED INSTRUCTION SET COMPUTING;

DATA DEPENDENCE ANALYSIS; DYNAMIC LOAD INSTRUCTIONS; DYNAMIC STORE INSTRUCTIONS; GLOBAL DATA FLOW ANALYSIS; INSTRUCTION CACHING; PIPELINED EXECUTION; WORST CASE EXECUTION TIME (WCET); WORST CASE TIMING ANALYSIS;

EID: 0029720110     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTTAS.1996.509540     Document Type: Conference Paper

References (17)

1. A. V. Aho, R. Sethi, and J. D. Ullman. Compilers Principles, Techniques, and Tools. Addison-Wesley Publishing Company, Reading. MA, 1988.
2. R. Amold, E Mueller, D. Whalley, and M. Harmon. Bounding Worst-case Instruction Cache Performance. In Proceedings of the 15th Real-Time Systems Symposium, pages 172-181, 1994.
3. U. Banerjee. Loop Transformations for Restructuring Compilers: The Foundations. Kluwer Academic Publishers, Norwell, MA, 1993.
4. C. N. Fischer and R. J. LeBlanc. Crafting a Compiler with C. The BenjamidCummings Publishing Company, Inc., Redwood City, CA, 1991.
5. C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the Timing Analysis of Pipelining and Instruction Caching. In Proceedings of the 16th Real-Time Systems Symposium, pages 288-297, 1995.
6. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Mateo, CA, 1990.
7. Y. Hur, Y. H. Bae, S.-S. Lim, S.-K. Kim, B.-D. Rhee, S. L. Min, C. Y. Park, M. Lee, H. Shin, and C. S. Kim. Worst Case Timing Analysis of RISC Processors: R3000/R3010 Case Study. In Proceedings of the 16th Real-Time Systems Symposium, pages 308-319, 1995.
8. G. Kane and J. Heinrich. MIPS RISC Architecture. Prentice Hall, Englewood Cliffs, NJ, 1992.
9. R. M. Karp. A Characterization of the Minimum Cycle Mean in a Digraph. Discrete Mathematics, 23:309-311, 1978.
10. Y.-T. S. Li, S. Malik, and A. Wolfe. Efficient Microarchitecture Modeling and Path Analysis for Real-Time Software. In Proceedings of the 16th Real-Time Systems Symposium, pages 298-307, 1995.
11. S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim. An Accurate Worst Case Timing Analysis Technique for RISC Processors. In Proceedings of the 15th Real-Time Systems Symposium, pages 97-108, 1994.
12. P. Linz. An Introduction to Formal Languages and Automata. D. C. Heath and Company, Lexington, MA, 1990.
13. J.-C. Liu and H.-J. Lee. Deterministic Upperbounds of the Worst-case Execution Times of Cached Programs. In Proceedings of the 15th Real-Time Systems Symposium, pages 182-191, 1994.
14. K. Narasimhan and K. D. Nilsen. Portable Execution Time Analysis for RISC Processors. In Proceedings of the Workshop on Architectures for Real-Time Applications, April 1994.
15. C. Y. Park. Predicting Program Execution Times by Analyzing Static and Dynamic Program Paths. Journal of Real-Time Systems, 5(1):31-62, March 1993.
16. P. Puschner and C. Koza. Calculating the Maximum Execution Time of Real-Time Programs. Journal of Real-Time Systems, l(2): 159-176, Sept. 1989
17. A. C. Shaw. Reasoning About Time in Higher-Level Language Software. IEEE Transactions On SofhYare Engineering, 15(7):875-889, July 1989.