Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2001-January, Issue , 2001, Pages 63-68

  Gerin, P ^a   Yoo, Sungjoo ^a   Nicolescu, G ^a   Jerraya, A A ^a  

^a TIMA LABORATORY   (France)

Author keywords

Baseband; Cellular phones; Computer architecture; Embedded computing; Embedded system; Modems; Modulation coding; Multiaccess communication; Scalability; Signal design

Indexed keywords

CELLULAR TELEPHONE SYSTEMS; CELLULAR TELEPHONES; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; DESIGN; ECONOMIC AND SOCIAL EFFECTS; EMBEDDED SYSTEMS; MOBILE PHONES; MODEMS; MULTIPROCESSING SYSTEMS; SCALABILITY; TELEPHONE SETS;

BASE BANDS; CELLULAR PHONE; EMBEDDED COMPUTING; MODULATION CODING; MULTI-ACCESS COMMUNICATIONS; SIGNAL DESIGN;

SYSTEM-ON-CHIP;

EID: 84882889998     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2001.913282     Document Type: Conference Paper

References (27)

1. T. W. Albrecht, J. Notbauer, and S. Rohringer, "HW/SW CoVerification Performance Estimation & Benchmark for a 24 Embedded RISC Core Design", Proc. Design Automation Conf., pp. 808-811, June 1998.
2. I. Karkowski and H. Corporaal, "Design Space Exploration Algorithm For Heterogeneous Multi-processor Embedded System Design", Proc. Design Automation Conf., June 1998.
3. Qualcomm, Inc., "MSM3300", available at http://www.qualcomm.com/cdmatechnologies/products/msm3300.html.
4. M. Keating and P. Bricaud, Reuse Methodology Manual, Kluwer Academic Publishers, 1999.
5. S. Yoo, J. Lee, J. Jung, K. Rha, Y. Cho, and K. Choi, "Fast Prototyping of an IS-95 CDMA Cellular Phone: a Case Study", Proc. the 6th Conference of Asia Pacific Chip Design Languages, pp. 61-66, Oct. 1999.
6. TIA/EIA-95A, "Mobile Station-Base Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular Systems", 1995.
7. A. Ghosh, M. Bershteyn, R. Casley, C. Chien, A. Jain, M. Lipsie, D. Tarrodaychik, and O. Yamamoto, "A Hardware-Software Co-simulator for Embedded System Design and Debugging", Proc. Asia South Pacific Design Automation Conference, 1995.
8. C. Valderrama, F. Nacabal, P. Paulin, and A. A. Jerraya, "Automatic VHDL-C Interface Generation for Distributed Cosimulation: Application to Large Design Examples", Design Automation for Embedded Systems, vol. 3, no. 2/3, pp. 199-217, Mar. 1998.
9. P. Coste, F. Hessel, Ph. Le Marrec, Z. Sugar, M. Romdhani, R. Suescun, N. Zergainoh, and A. A. Jerraya, "Multilanguage Design of Heterogeneous Systems", Proc. Int'l Workshop on Hardware-Software Codesign, May 1999.
10. K. Hines and G. Borriello, "Dynamic Communication Models in Embedded System Co-Simulation", Proc. Design Automation Conf. pp. 395-400, June 1997.
11. Mentor Graphics, Inc., "Seamless CVE", available at http://www.mentorg.com/seamless/.
12. Synopsys, Inc., "Eaglei", available at http://www.synopsys.com/products/hwsw/eagle-ds.html.
13. Coware, Inc., "N2C", available at http://www.coware.com/cowareN2C.html.
14. F. Balarin et al., Hardware-Software Co-Design of Embedded Systems, Kluwer Academic Publishers, 1997.
15. J. T. Buck. S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: a framework for simulating and prototyping heterogeneous systems", Int. Journal of Computer Simulation, special issue on Simulation Software Development, vol. 4, pp. 155-182, Apr. 1994.
16. W. Sung and S. Ha, "Efficient and Flexible Cosimulation Environment for DSP Applications", IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, vol. E81-A, no. 12, pp. 2605-2611, Dec. 1998.
17. L. Séméria and A. Ghosh, "Methodology for Hardware/Software Co-verification in C/C++", Proc. Asia South Pacific Design Automation Conference, Jan. 2000.
18. Synopsys, Inc., "SystemC, Version 1.1", available at http://www.systemc.org/.
19. J. A. Rawson, "Hardware/Software Co-Simulation", Proc. Design Automation Conf., pp. 439-440, 1994.
20. K. Takemura, M. Mizuno, and A. Motohara, "An Approach to System-Level Bus Architecture Validation and its Application to Digital Still Camera Design", Workshop on Synthesis and System Integration of Mixed Technology (SASIMI), pp. 195-201, Apr. 2000.
21. D. Lyonnard, S. Yoo, A. Baghdadi, and A. A. Jerraya, "Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip", Submitted for publication.
22. L. Gauthier, S. Yoo, and A. A. Jerraya, "Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software", Proc. Design Automation and Test in Europe, Mar. 2001.
23. K. Lahiri, A. Raghunathan, and S. Dey, "Efficient Exploration of the SoC Communication Architecture Design Space", Proc. Int'l Conf. on Computer Aided Design, pp. 424-430, Nov. 2000.
24. M. Drinic, D. Kirovski, S. Meguerdichian, and M. Potkonjak, "Latency-Guided On-Chip Bus Network Design", Proc. Int'l Conf. on Computer Aided Design, pp. 420-423, Nov. 2000.
25. A. Baghdadi, D. Lyonnard, N-E. Zergainoh, and A. A. Jerraya, "An Efficient Architecture Model for Systematic Design of Application-Specific Multiprocessor SoC", Proc. Design Automation and Test in Europe, Mar. 2001.
26. P. Guerrier and A. Greiner, "A Generic Architecture for On-Chip Packet-Switched Interconnections", Proc. Design Automation and Test in Europe, 2000.
27. J. A. J. Leijten et al., "Stream Communication between Real-Time Tasks in a High-Performance Multiprocessor", Proc. Design Automation and Test in Europe, 1998.