Automatic software toolkit generation for embedded systems-on-chip

ICVC 1999 - 6th International Conference on VLSI and CAD

Volumn , Issue , 1999, Pages 107-116

  Halambi, A ^a   Grun, P ^a   Tomiyama, H ^a   Dutt, N ^a   Nicolau, A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84904250713     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICVC.1999.820839     Document Type: Conference Paper

References (44)

1. A. V. Aho, R. Sethi, and J. D. Ullman. Compilers: Principles, Techniques, and Tools. Addition-Wesley, 1986.
2. H. Akaboshi. A Study on Design Support for Computer Architecture Design. PhD thesis. Department of Information Systems, Kyushu University, Jcin. 1996.
3. H. Akaboshi and H. Yasuura. Behavior extraction of MPU from HDL description. In Proc. of Asia Pacific Conf. on Hardware Description Languages, pages 6774, 1994.
4. A. Appel, J. Davidson, and N. Ramsey. The Zephyr compiler infrastructure. Internal Report, http://WWW.cs.Virginia.edu/zephyr, 1998.
5. S. Bashford, U. Bieker, B. Harking, R. Leupers, P. Marwedel, A. Neumann, and D. Voggenauer. The MIMOLA Language Version 4.1. University of Dort-mimd, 1994.
6. R. p. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling. In Proc. of 1994 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, May 1994.
7. UDL/I Comittee. UDL/I Language Reference Manual Version 2.1.0a, 1994.
8. F. N. Eko and H. Yasuura. A cycle-acou-ate simulator tooklit for soft-core processors. In Proc. of 6th Conf. on Asia Pacific Chip Design Languages, 1999.
9. A. Fauth and A. Knoll. Automatic generation of DSP program development tools. In Proc. of ICASSP, 1993.
10. M. FVeericks. The nML msichine description formalism. Technical Report 1991/15, Fachbereich Infor-matik, TU Berlin, 1991.
11. P. Grun, A. Halambi, N. Dutt, and A. Nicolau. RTGEN: An cdgorithm for automatic generation of reservation tables from architectural descriptions, to appear at 12th Int'l Symp. System Synthesis, 1999.
12. J. C. Gyllenhaal, W. W. Hwu, and B. R Rau. Optimization of mzichine descriptions for efficient use. Int V Journal of Parallel Programming, 26(4):417-447, August 1998.
13. G. Hadjiyiannis, S. Hanono, and S. Devadas. ISDL: An instruction set description language for retargetability. In Proc. of 34th Design Automation Conf., pages 299302, 1997.
14. G. Hadjiyiannis, P. Russo, and S. Devadas. A methodology for accurate performance evaluation in architecture exploration. In Proc. of 36th Design Automation Conf, pages 927-932, 1999.
15. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: A language for architecture exploration through compiler/simulator retargetability. In Proc. of Design Automation and Test in Europe, 1999.
16. S. Hanono and S. Devadas. Instruction selection, resource allocation, and scheduling in the AVIV retar-getable code generator. In Proc. of 35th Design Automation Conf., pages 510-515, 1998.
17. M. R. Hartoog, J. A. Rowson, P. D. Reddy, S. Desai, D. D. Dxuilop, E. A. Harcoiut, and N. Khullar. Generation of softweire tools from processor descriptions for hardware/softweire codesign. In Proc. of 34th Design Automation Conf, pages 303-306, 1997.
18. Fintronic USA Inc. UDL/f 2.0 Simulation Environment User's Guide, 1995.
19. A. Inoue, H. Tomiyama, F. N. Eko, H. Kanbara, and H. Yasuura. A programming language for processor based embedded systems. In Proc. of Asia Pacific Conf. on Hardware Description Languages, pages 8994, 1998.
20. A. Inoue, H. Tomiyama, H. Okuma, H. Kanbarst, and H. Yasuura. Language and compiler for optimizing datapath widths of embedded systems. lEICE Trans. Fundamentals, E81-A(12):2595-2604, Dec. 1998.
21. A. Khare, N. Savoiu, A. Halambi, P. Grun, N. Dutt, and A. Nicolau. V-SAT: A visual specification and ancdysis for system-on-chip exploration. In Proc. EUROMICRO-99, 1999.
22. D. Lanneer, J. Van Praet, A. Kifli, K. Schoofs, W. Geurts, F. Thoen, and G. Goossens. CHESS: Re-targetable Code Generation for Embedded DSP Processors, In Code Generation for Embedded Processors (P. Marwedel and G. Goossens, ed.), pages 85-102. Kluwer Acitdemic Publishers, 1995.
23. R. Leupers. Retargetable Code Generation for Digital Signal Processors. Kluwer Academic Publishers, 1997.
24. R. Leupers. HDI-based modeling of embedded processor behavior for retargetable compilation. In Proc. of 11th Int'l Symp. System Synthesis, pages 51-54, 1998.
25. R. Leupers and P. Marwedel. A BDD-based fron-tend for retargetable compilers. In Proc. of ED&TC95, pages 239-243, 1995.
26. R. Leupers and P. Marwedel. Retargetable generation of code selectors from HDL processor models. In Proc. of ED&TC97, pages 140:-144, 1997.
27. R. Leupers and P. Marwedel. Retargetable code generation based on structural processor descriptions. Design Automation for Embedded Systems, Kluwer Academic Publishers, 3(1):1-36, January 1998.
28. F. Lohr, A. Fauth, and M. Fveericks. SIGH/SIM: An environment for retargetable instruction set simulation. Technical Report 1993/43, Fachbereich Infor-matik, TU Berlin, 1993.
29. P. Marwedel and G. Goossens, editors. Code Generation for Embedded Processors. Kluwer Accidemic PubUshers, 1995.
30. S. S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmeinn, 1997.
31. P. Paulin, C. Liem, T. May, and S. Sutarwala. Flex Ware: A Flexible Firmware Development Environment for Embedded Systems, In Code Generation for Embedded Processors (P. Miu-wedel and G. Goossens, ed.), pages 67-84. Kluwer Academic Publishers, 1995.
32. S. Pees, A. HofTmann, V. Zivojnovic, and H. Meyr. LISA: Machine description language for cycle-accurate models of programmable DSP architectures. In Proc. of 35th Design Automation Conf, pages 933-938, 1999.
33. N. Ramsey and J. W. Davidson. Machine descriptions to build tools for embedded systems. In Workshop on Languages, Compilers, and Tools for Embedded Systems, 1998.
34. N. Ramsey euid M. F. Fernandez. Specifjong representations of machine instructions. ACM Trans. Programming Languages and Systems, 19(3):492-524, May 1997.
35. ASTEM RI. UDL/I Logic Synthesis System User's Guide Ver. 1.1.0, 1995.
36. J. Rowson. Hardware/software co-simulation. In Proc. of 31st ACM/IEEE Design Automation Conference, 1994.
37. C. Siska. A processor description language supporting retargetable multi-pipeline DSP program development tools. In Proc. of 11th Int'l Symp. System Synthesis, pages 31-36, 1998.
38. Tensilica Incorporated, http://www.tensilica.com.
39. TEXAS INSTRUMENTS. TMS320C62x/C67x CPU and Instruction Set Reference Guide, 1998.
40. THmarzui Release: http://www.trimaran.org. The MDES User Manual, 1997.
41. E. Witchel and M. Rosenblum. Embra: Fast and flexible machine simulation. In Proc. of 1996 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, Philadelphia, 1996.
42. J. Zhu and D. D. Gajski. A retargetable, ultra-fast, instruction set simulator. In Proc. of Design Automation and Test in Europe, 1999.
43. V. Zivojnovic, S. Pees, and H. Meyr. LISA: Machine description language and generic machine model for HW/SW co-design. In Proc. of Workshop on VLSI Signal Processing, 1996.
44. V. Zivojnovic, S. Tjicuig, and H. Me3nr. Compiled simulation of programmable dsp circhitectures. In Proc. of 1995 IEEE Workshop on VLSI Signal Processing, Sakai, Japan.