메뉴 건너뛰기




Volumn 8, Issue 3, 2000, Pages 317-326

Architectural and compiler techniques for energy reduction in high-performance microprocessors

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; ELECTRIC LOSSES; ELECTRIC POWER SUPPLIES TO APPARATUS; MICROPROCESSOR CHIPS; SWITCHING FUNCTIONS; TRANSISTORS;

EID: 0033723926     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.845897     Document Type: Article
Times cited : (57)

References (20)
  • 1
    • 0029221752 scopus 로고
    • Internal organization of the Alpha 21164, a 300 MHz 64-bit quad-issue CMOS RISC microprocessor
    • J. Edmondon, "Internal organization of the Alpha 21164, a 300 MHz 64-bit quad-issue CMOS RISC microprocessor," Digital Tech. J., vol. 7, no. 1, pp. 119-135, 1995.
    • (1995) Digital Tech. J. , vol.7 , Issue.1 , pp. 119-135
    • Edmondon, J.1
  • 4
    • 0028722375 scopus 로고
    • Power analysis of embedded software: A first step toward software power minimization
    • Dec.
    • V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step toward software power minimization," IEEE Trans. VLSI Syst., vol. 2, pp. 437-445, Dec. 1994.
    • (1994) IEEE Trans. VLSI Syst. , vol.2 , pp. 437-445
    • Tiwari, V.1    Malik, S.2    Wolfe, A.3
  • 5
    • 0030206510 scopus 로고    scopus 로고
    • Instruction level power analysis and optimization of software
    • Aug.
    • V. Tiwari, S. Malik, A. Wolfe, and T. C. Lee, "Instruction level power analysis and optimization of software," J. VLSI Signal Processing, vol. 13, Aug. 1996.
    • (1996) J. VLSI Signal Processing , vol.13
    • Tiwari, V.1    Malik, S.2    Wolfe, A.3    Lee, T.C.4
  • 13
    • 0031619877 scopus 로고    scopus 로고
    • Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors
    • Aug.
    • N. Bellas, I. Hajj, C. Polychronopoulos, and G. Stamoulis, "Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors," in Proc. IEEE Symp. Low Power Electronics and Design, Aug. 1998, pp. 70-75.
    • (1998) Proc. IEEE Symp. Low Power Electronics and Design , pp. 70-75
    • Bellas, N.1    Hajj, I.2    Polychronopoulos, C.3    Stamoulis, G.4
  • 19
    • 0010313144 scopus 로고    scopus 로고
    • Silicon Graphics, Inc.
    • "SpeedShop User's Guide," Silicon Graphics, Inc., 1996.
    • (1996) SpeedShop User's Guide


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.