-
1
-
-
0029221752
-
Internal organization of the Alpha 21164, a 300 MHz 64-bit quad-issue CMOS RISC microprocessor
-
J. Edmondon, "Internal organization of the Alpha 21164, a 300 MHz 64-bit quad-issue CMOS RISC microprocessor," Digital Tech. J., vol. 7, no. 1, pp. 119-135, 1995.
-
(1995)
Digital Tech. J.
, vol.7
, Issue.1
, pp. 119-135
-
-
Edmondon, J.1
-
3
-
-
0031594012
-
Pipeline gating: Speculation control for energy reduction
-
S. Manne, D. Grunwald, and A. Klauser, "Pipeline gating: Speculation control for energy reduction," in Proc. Int. Symp. Computer Architecture, 1998, pp. 132-141.
-
(1998)
Proc. Int. Symp. Computer Architecture
, pp. 132-141
-
-
Manne, S.1
Grunwald, D.2
Klauser, A.3
-
4
-
-
0028722375
-
Power analysis of embedded software: A first step toward software power minimization
-
Dec.
-
V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step toward software power minimization," IEEE Trans. VLSI Syst., vol. 2, pp. 437-445, Dec. 1994.
-
(1994)
IEEE Trans. VLSI Syst.
, vol.2
, pp. 437-445
-
-
Tiwari, V.1
Malik, S.2
Wolfe, A.3
-
5
-
-
0030206510
-
Instruction level power analysis and optimization of software
-
Aug.
-
V. Tiwari, S. Malik, A. Wolfe, and T. C. Lee, "Instruction level power analysis and optimization of software," J. VLSI Signal Processing, vol. 13, Aug. 1996.
-
(1996)
J. VLSI Signal Processing
, vol.13
-
-
Tiwari, V.1
Malik, S.2
Wolfe, A.3
Lee, T.C.4
-
7
-
-
0030655898
-
Techniques for low energy software
-
Aug.
-
H. Mehta, R. M. Owens, M. K. Irwin, R. Chen, and D. Ghosh, "Techniques for low energy software," in Proc. IEEE Symp. Low Power Electronics and Design, Aug. 1997, pp. 72-75.
-
(1997)
Proc. IEEE Symp. Low Power Electronics and Design
, pp. 72-75
-
-
Mehta, H.1
Owens, R.M.2
Irwin, M.K.3
Chen, R.4
Ghosh, D.5
-
8
-
-
0030690709
-
Formalized methodology for data reuse exploration in hierarchical memory mappings
-
Aug.
-
J. Diguet, S. Wuytack, F. Catthoor, and H. De Man, "Formalized methodology for data reuse exploration in hierarchical memory mappings," in Proc. IEEE Symp. Low Power Electronics and Design, Aug. 1997, pp. 30-35.
-
(1997)
Proc. IEEE Symp. Low Power Electronics and Design
, pp. 30-35
-
-
Diguet, J.1
Wuytack, S.2
Catthoor, F.3
De Man, H.4
-
9
-
-
0029700806
-
Power exploration for data dominated video applications
-
S. Wuytack, F. Catthoor, L. Nachtergaele, and H. De Man, "Power exploration for data dominated video applications," in Proc. IEEE Symp. Low Power Electronics and Design, 1996.
-
(1996)
Proc. IEEE Symp. Low Power Electronics and Design
-
-
Wuytack, S.1
Catthoor, F.2
Nachtergaele, L.3
De Man, H.4
-
10
-
-
0031336708
-
The filter cache: An energy efficient memory structure
-
Dec.
-
J. Kin, M. Gupta, and W. Mangione-Smith, "The filter cache: An energy efficient memory structure," in Proc. IEEE Symp. Micro architecture, Dec. 1997, pp. 184-193.
-
(1997)
Proc. IEEE Symp. Micro Architecture
, pp. 184-193
-
-
Kin, J.1
Gupta, M.2
Mangione-Smith, W.3
-
11
-
-
0031366763
-
Instruction buffering to reduce power in processors for signal processing
-
Dec.
-
R. Bajwa, M. Hiraki, H. Kojima, D. Gorny, K. Nitta, A. Shridhar, K. Seki, and K. Sasaki, "Instruction buffering to reduce power in processors for signal processing," IEEE Trans. VLSI Syst., vol. 5, pp. 417-424, Dec. 1997.
-
(1997)
IEEE Trans. VLSI Syst.
, vol.5
, pp. 417-424
-
-
Bajwa, R.1
Hiraki, M.2
Kojima, H.3
Gorny, D.4
Nitta, K.5
Shridhar, A.6
Seki, K.7
Sasaki, K.8
-
12
-
-
0030420474
-
Assigning confidence to conditional branch prediction
-
E. Jacobsen, E. Rotenberg, and J. Smith, "Assigning confidence to conditional branch prediction," in Proc. IEEE Symp. Microarchitecture, 1996, pp. 142-152.
-
(1996)
Proc. IEEE Symp. Microarchitecture
, pp. 142-152
-
-
Jacobsen, E.1
Rotenberg, E.2
Smith, J.3
-
13
-
-
0031619877
-
Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors
-
Aug.
-
N. Bellas, I. Hajj, C. Polychronopoulos, and G. Stamoulis, "Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors," in Proc. IEEE Symp. Low Power Electronics and Design, Aug. 1998, pp. 70-75.
-
(1998)
Proc. IEEE Symp. Low Power Electronics and Design
, pp. 70-75
-
-
Bellas, N.1
Hajj, I.2
Polychronopoulos, C.3
Stamoulis, G.4
-
14
-
-
0004072686
-
-
Reading, MA: Addison-Wesley
-
A. Aho, R. Sethi, and J. Ullman, Compilers: Principles, Techniques and Tools. Reading, MA: Addison-Wesley, 1986.
-
(1986)
Compilers: Principles, Techniques and Tools
-
-
Aho, A.1
Sethi, R.2
Ullman, J.3
-
17
-
-
0032670604
-
A detailed, transistor-level energy model for SRAM-based caches
-
N. Bellas, I. Hajj, and C. Polychropoulos, "A detailed, transistor-level energy model for SRAM-based caches," in Proc. Int. Symp. Circuits and Systems, 1999.
-
(1999)
Proc. Int. Symp. Circuits and Systems
-
-
Bellas, N.1
Hajj, I.2
Polychropoulos, C.3
-
18
-
-
0028016738
-
MINT: A front end for efficient simulation of shared-memory multiprocessors
-
J. E. Veenstra and R. J. Fowler, "MINT: A front end for efficient simulation of shared-memory multiprocessors," in Proc. 2nd Int. Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), 1994, pp. 201-207.
-
(1994)
Proc. 2nd Int. Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)
, pp. 201-207
-
-
Veenstra, J.E.1
Fowler, R.J.2
-
19
-
-
0010313144
-
-
Silicon Graphics, Inc.
-
"SpeedShop User's Guide," Silicon Graphics, Inc., 1996.
-
(1996)
SpeedShop User's Guide
-
-
|