An integer linear programming model of software pipelining for the MIPS R8000 processor

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1277, Issue , 1997, Pages 121-135

  Stoutchinin, Artour ^a  

^a UNIVERSITY OF DELAWARE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; PARALLEL PROCESSING SYSTEMS;

HIGH PERFORMANCE PROCESSORS; INTEGER LINEAR PROGRAMMING; INTEGER LINEAR PROGRAMMING MODELS; MEMORY OPTIMIZATION; REGISTER ALLOCATION; SOFTWARE PIPELINER; SOFTWARE PIPELINING; SUPERSCALAR MICRO-PROCESSORS;

INTEGER PROGRAMMING;

EID: 84947795503     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-63371-5_14     Document Type: Conference Paper

References (14)

1. Erik R. Altman. Optimal Software Pipelining with Function Unit and Register Constraints. PhD thesis, McGill University, Montreal, Quebec, 1995.
2. Erik R. Altman, R. Govindarajan, and Guang R. Gao. Scheduling and mapping: Software pipelining in presence of structural hazards. In Conference on Programming Language Design and Implementation, pages 139-150, La Jolla, CA, June 1995. ACM SIGPLAN.
3. R. Bixby, Ken Kennedy, and Uwe Kremer. Automatic data layout using 0-1 integer linear programming. In Conference on Parallel Architectures and Compilation Techniques, pages 111-122, August 1994.
4. James C. Dehnert and Ross A. Towle. Compiling for cydra 5. The Journal of Supercomputing (Special Issue on Instruction-Level Parallelism), 7(1/2), July 1993.
5. Alexandre E. Eichenberger, David S. Davidson, and Santosh G. Abraham. Optimum modulo schedules for minimum register requirements. In International Conference on Supercomputing, pages 31-40, Barcelona, Spain, July 1995. ACM SIGARCH.
6. David W. Goodwin and Kent D. Wilken. Optimal and near-optimal global register allocation using 0-1 integer programming. Software-Practice and Experience, 1996.
7. R. Govindarajan, Erik R. Altman, and Guang R. Gao. Minimizing register requirements under resource-constrained rate-optimal software pipelining. In 27th Annual International Symposium on Microarchitecture, pages 85-94, San Jose, CA, November-December 1994.
8. P. M. Kogge. The Architecture of Pipelined Computers. McGraw Hill, New York, 1981.
9. G. L. Nemhauser and L. A. Wolsey. Handbooks in Operation Research and Management Science: Optimization, volume 1. Elsevier Science, New York, 1989. ch.6.
10. Qi Ning and Guang R. Gao. A novel framework of register allocation for software pipelining. In 20th Annual International Symposium on Principles of Programming Languages, pages 29-42, January 1993.
11. Charles Price. MIPS IV Instruction Set. Silicon Graphics Computer Systems, January 1995. Revision 3.1.
12. B. R. Rau and Joseph A. Fisher. Instruction-level parallel processing: History, overview, and prospective. The Journal of Supercomputing (Special Issue on Instruction-Level Parallelism), 7(l/2):9-50, 1993.
13. B. R. Rau and Joseph A. Fisher. Some scheduling techniques and a easily schedu-lable horizontal architecture for high-performance scientific programming. In IEEE/ACM l4th Annual Microprogramming Workshop, October 1993.
14. John C. Ruttenberg, Guang R. Gao, Artour Stoutchinin, and Woody Lichtenstein. Software pipelining showdown: Optimal vs heuristic methods in a production compiler. In Conference on Programming Language Design and Implementation, pages 1-11, Philadelphia, PA, May 1996. ACM SIGPLAN.