Multimedia architectures: From desktop systems to portable appliances

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 3021, Issue , 1997, Pages 14-25

  Bhaskaran, Vasudev ^a   Konstantinides, Konstantinos ^a   Natarajan, Balas ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Co processors; Compression; Low power; Standards

Indexed keywords

ANIMATION; COMPACTION; COMPUTER HARDWARE; COPROCESSOR; ENGINES; GENERAL PURPOSE COMPUTERS; MULTIMEDIA SYSTEMS; STANDARDS;

COMPUTER ANIMATION; COMPUTING ENGINES; DESIGN CONSIDERATIONS; GENERAL PURPOSE PROCESSORS; INTEGRATED MEDIA; LOW POWER; MULTIMEDIA ARCHITECTURE; SINGLE COMPONENTS;

COMPUTER GRAPHICS;

EID: 0004279995     PISSN: 0277786X     EISSN: 1996756X     Source Type: Conference Proceeding    
DOI: 10.1117/12.263512     Document Type: Conference Paper

References (19)

1. A. R. Chandrakasan and R. W. Brodersen. Minimizing power consumption in digital CMOS circuits. Proc. of the IEEE, 83(4), Apr. 1995.
2. V. Bhaskaran and K. Konstantinides. Image and video compression standards: Algorithms and architectures. Kluwer Academic Publishers, Boston, 1995.
3. V. Bhaskaran, K. Konstantinides, R. B. Lee, and J. R. Beck. Algorithmic and architectural enhancements for real-time MPEG-1 decoding on a general purpose RISC workstation. IEEE Trans. CSVT, 5(5):380-386, Oct. 1995.
4. V. Bhaskaran, K. Konstantinides, and R. Lee. Real-time MPEG-1 software decoding on HP workstations. In Proceedings IS&T/SPIE Symp. on Electronic Imaging, Vol. 2419, pages 466-473, Feb. 1995.
5. Daniel F. Zucker and Ruby B. Lee. Reuse of high precision arithmetic hardware to perform multiple concurrent low precision calculations. Technical Report, Computer Systems Lab., Stanford University, CSL-TR-94-616, Apr. 1994.
6. R. B. Lee. Accelerating multimedia with enhanced microprocessors. IEEE Micro, 15(2):22-32, April 1995.
7. R. B. Lee. Subword parallelism with MAX-2. IEEE Micro, 16(4):51-59, Aug. 1996.
8. M. Tremblay, J. M. O'Connor, V. Narayanan, and L. He. VIS speeds new media processing. IEEE Micro, 16(4):10-20, Aug. 1996.
9. A. Peleg and U. Weise. MMX technology extension to the Intel architecture. IEEE Micro, 16(4):42-50, Aug. 1996.
10. R. Maher. Multimedia instruction set extensions for a 6th generation processor. In Hotchips Symposium, Stanford, California, 18-20 Aug. 1996.
11. T. Nguyen et al. Multimedia signal processor (MSP) summary. In Hotchips Symposium, Stanford, California, 18-20 Aug. 1996.
12. Paul Kalapathy. Hardware/Software interaction on the Mpact processor. In Hotchips Symposium, Stanford, California, 18-20 Aug. 1996.
13. Gerrit Slavenburg, Selliah Rathnam, and Henk Dijkstra. The Trimedia TM-1 PCI VLIW media processor. In Hotchips Symposium, Stanford, California, 18-20 Aug. 1996.
14. S. Narayanaswamy et al. A low-power, lightweight unit to provide ubiquitous information access. IEEE Personal Communications, pages 4-17, Apr. 1996.
15. K. Nadehara et al. Real-time software MPEG-1 video decoder design for low-cost, low-power applications. In W. Burleson, K. Konstantinides, and T. Meng, editors, VLSI Signal Processing, IX, pages 438-447. IEEE Press, 1996.
16. L. Nachtergaele et al. Low power storage exploration for h.263 video decoder. In W. Burleson, K. Konstantinides, and T. Meng, editors, VLSI Signal Processing, IX, pages 115-124. IEEE Press, 1996.
17. M. M. Mizuki, U. Y. Desai, I. Masaki, and A. Chandrakasan. Block matching architecture with reduced power consumption and silicon area requirements. In Proceedings IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pages 3248-3251, 1996.
18. B. Natarajan, V. Bhaskaran, and K. Konstantinides. Low-complexity algorithm and architecture for blockbased motion estimation via one-bit transforms. In Proceedings IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pages 3244-3247, 1996.
19. Jay Torborg and J. T. Kajiya. Talisman: Commodity realtime 3D graphics for the PC. In Siggraph-96, New Orleans, Sept. 1996.