Timing analysis for instruction caches

Real-Time Systems

Volumn 18, Issue 2, 2000, Pages 217-247

  Mueller, Frank ^a  

^a HUMBOLDT UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATIVE STORAGE; BUFFER STORAGE; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; COMPUTER SYSTEMS PROGRAMMING; DATA FLOW ANALYSIS; PIPELINE PROCESSING SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS);

HARD REAL TIME SYSTEMS; SET-ASSOCIATIVE INSTRUCTION CACHES; STATIC TIMING ANALYSIS; WORST-CASE EXECUTION TIME (WCET);

REAL TIME SYSTEMS;

EID: 0033732401     PISSN: 09226443     EISSN: None     Source Type: Journal    
DOI: 10.1023/a:1008145215849     Document Type: Article

References (33)

1. Aho, A. V., Sethi, R., and Ullman, J. D. 1986. Compilers - Principles, Techniques, and Tools. Addison-Wesley.
2. Alt, M., Ferdinand, C., Martin, F., and Wilhelm, R. September 1996. Cache behavior prediction by abstract interpretation. Static Analysis Symposium.
3. Arnold, R. December 1996. Bounding instruction cache performance. Master's thesis, Dept. of CS, Florida State University.
4. Arnold, R., Mueller, F., Whalley, D. B., and Harmon, M. December 1994. Bounding worst-case instruction cache performance. IEEE Real-Time Systems Symposium: 172-181.
5. Audsley, N., Burns, A., Davis, R., Tindell, K., and Wellings, A. J. 1989. Fixed priority pre-emptive scheduling: An historical perspective. J. of Real-Time Systems 8: 173-198.
6. Benitez, M. E., and Davidson, J. W. June 1988. A portable global optimizer and linker. ACM SIGPLAN Conference on Programming Language Design and Implementation: 329-338.
7. Buttazzo, Giorgio C. 1997. Hard Real-Time Computing Systems. Kluwer.
8. UC Berkeley CS. March 1999. CPU info center. http://infopad.eecs.berkeley.edu/CIC/summary/local.
9. Ferdinand, C., Martin, F., and Wilhelm, R. June 1997. Applying compiler techiniques to cache behavior prediction. ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems: 37-46.
10. Harmon, M., Baker, T. P., and Whalley, D. B. December 1992. A retargetable technique for predicting execution time. IEEE Real-Time Systems Symposium: 68-77.
11. Healy, C. A., Arnold, R. D., Mueller, F., Whalley, D., and Harmon, M. G. January 1999. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers 48(1).
12. Healy, C. A., Sjödin, M., and Whalley, D. B. June 1998. Bounding loop iterations for timing analysis. IEEE Real-Time Technology and Applications Symposium: 12-21.
13. Healy, C. A., Whalley, D. B., and Harmon, M. G. December 1995. Integrating the timing analysis of pipelining and instruction caching. IEEE Real-Time Systems Symposium: 288-297.
14. Hennessy, J., and Patterson, D. 1996. Computer Architecture: A Quantitative Approach, 2nd edition. Morgan Kaufmann.
15. Hur, Y., Bae, Y. H., Lim, S.-S., Rhee, B.-D., Min, S. L., Park, C. Y., Lee, M., Shin, H., and Kim, C. S. December 1995. Worst case timing analysis of RISC processors: R3000/R3010 case study. IEEE Real-Time Systems Symposium: 308-319.
16. Kim, S., Min, S., and Ha, R. June 1996. Efficient worst case timing analysis of data caching. IEEE Real-Time Technology and Applications Symposium.
17. Li, Y.-T. S., Malik, S., and Wolfe, A. December 1995. Efficient microarchitecture modeling and path analysis for real-time software. IEEE Real-Time Systems Symposium: 298-397.
18. Li, Y.-T. S., Malik, S., and Wolfe, A. December 1996. Cache modeling for real-time software: Beyond direct mapped instruction caches. IEEE Real-Time Systems Symposium: 254-263.
19. Lim, S.-S., Bae, Y. H., Jang, G. T., Rhee, B.-D., Min, S. L., Park, C. Y., Shin, H., and Kim, C. S. December 1994. An accurate worst case timing analysis for RISC processors. IEEE Real-Time Systems Symposium: 97-108.
20. Liu, C., and Layland, J. January 1973. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. of the Association for Computing Machinery 20(1): 46-61.
21. Macos, D., and Mueller, F. June 1998. Integration Gnat/Gcc into a timing ananlysis environment. Work in Progress Session at EuroMicro Workshop on Real-Time Systems: 15-18.
22. Mueller, F. July 1994. Static Cache Simulation and its Applications. PhD thesis, Dept. of CS, Florida State University.
23. Mueller, F. June 1997. Generalizing timing predictions to set-associative caches. EuroMicro Workshop on Real-Time Systems: 64-71.
24. Mueller, F. June 1997. Timing predictions for multi-level caches. ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems: 29-36.
25. Mueller, F., Whalley, D. B., and Harmon, M. June 1994. Predicting instruction cache behavior. ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems.
26. Park, C. Y. March 1993. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Systems 5(1): 31-61.
27. Puschner, P. December 1993. Zeitanalyse von Echtzeitprogrammen. PhD thesis, Dept. of CS, Technical University Vienna.
28. Puschner, P., and Koza, C. September 1989. Calculating the maximum execution time of real-time programs. Real-Time Systems 1(2): 159-176.
29. Rawat, J. 1995. Static analysis of cache analysis for real-time programming. Master's thesis, Iowa State University.
30. Stankovic, J., Spuri, M., Ramamritham, K., and Buttazzo, G. 1998. Deadline Scheduling for Real-Time Systems. Kluwer.
31. Theiling, H., and Ferdinand, C. December 1998. Combining abstract interpretation and up for microarchitecture modelling and program path analysis. IEEE Real-Time Systems Symposium: 144-153.
32. White, R., Mueller, F., Healy, C., Whalley, D., and Harmon, M. June 1997. Timing analysis for data caches and set-associative caches. IEEE Real-Time Technology and Applications Symposium: 192-202.
33. Zhang, N., Burns, A., and Nicholson, and M. October. 1993. Pipelined processors and worst case execution times. Real-Time Systems 5(4): 319-343.