Low power address encoding using self-organizing lists

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 188-193

  Mamidipaka, M ^a   Hirschberg, D ^a   Dutt, N ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA TRANSFER; EMBEDDED SYSTEMS; MULTIPLEXING EQUIPMENT; POWER CONTROL; REDUNDANCY; SELF ORGANIZING STORAGE;

ADDRESS ENCODING; MULTIPLEXED ADDRESS BUSES;

ENCODING (SYMBOLS);

EID: 0034869199     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/383082.383129     Document Type: Conference Paper

References (17)

1. Architectures and synthesis algorithms for power-efficient, bus interfaces
2. Asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based systems
3. Minimizing power consumption in digital CMOS circuits
4. Low power techniques for address encoding and memory allocation
5. Self-organizing linear search
6. Working-zone encoding for reducing the energy in microprocessor address buses
7. Transition density, a stochastic measure of activity in digital circuits
8. Power minimization in 1C design: Principles and applications
9. Power optimization in VLSI layout: A survey
10. A coding framework for low power address and data busses
11. Bus-invert coding for low-power I/O
12. Low-power eucodings for global communications in CMOS VLSI
13. Saving power in the control path of embedded processors