Static timing analysis of embedded software on advanced processor architectures

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 552-559

  Hergenhan, A ^a   Rosenstiel, W ^b  

^a FZI RESEARCH CENTER FOR INFORMATION TECHNOLOGY   (Germany)

^b UNIVERSITY OF TÜBINGEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DATA CACHES; MODEL AND ANALYSIS; PREDICTION ACCURACY; PROCESSOR ARCHITECTURES; STATIC TIMING ANALYSIS; TIMING ANALYSIS; TWO PROCESSORS; WORST-CASE EXECUTION TIME;

EXHIBITIONS;

COMPUTER ARCHITECTURE;

EID: 84893686212     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840840     Document Type: Conference Paper

References (12)

1. R. Ernst and W. Ye. Embedded program timing analysis based on path clustering and architecture classification. In Proceedings of the ICCAD-97, pages 598-604, Nov. 1997.
2. C. Ferdinand and R. Wilhelm. Fast and Efficient Cache Behavior Prediction. 10-page-handout, Universität des Saarlandes, Sept. 1997.
3. S. Ghosh, M. Martonosi, and S. Malik. Cache Miss Equations: An Analytical Representation of Cache Misses. In Proceedings of the 11th ACM International Conference on Supercomputing, July 1997.
4. Y.-T. S. Li, S. Malik, and A. Wolfe. Cache Modeling for Real-Time Software: Beyond Direct Mapped Instruction Caches. In Proceedings of the 17th IEEE Real-Time Systems Symposium, pages 254-263. IEEE, December 1996.
5. S. Lim, J. H. Han, J. Kim, and S. L. Min. A Worst Case Timing Analysis Technique for Multiple-Issue Machines. In Proceedings of the 19th IEEE Real-Time Systems Symposium, pages 97-108, December 1998.
6. S. Lim, B. Rhee, H. Shin, Y. Bae, S. Min, K. Park, and G. Jang. An Accurate Worst Case Timing Analysis Technique for RISC Processors. In Proceedings of the 16th IEEE Real-Time Systems Symposium, pages 97-108, December 1995.
7. Motorola Computer Group, Motorola Inc. User Manual's CPX2108 CompactPCI System. http://www.mcg.mot.com/, 1999.
8. C. Y. Park. Predicting Deterministic Execution Times of Real-Time Programs. PhD thesis, University of Washington, Seattle 98195, Aug. 1992.
9. P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. The Journal of Real-Time Systems, 8(2):160-176, Sept. 1989.
10. A. Siebenborn. Cache-Modellierung für die statische Laufzeitanalyse von Software auf eingebetteten Mikrocontrollern. Diploma Thesis, Universität Karlsruhe, 1999.
11. J. Teich. Digitale Hardware/Software-Systeme. Springer-Verlag, Berlin, Heidelberg, New York, 1997.
12. K.Weiss, T. Steckstor, C. Oetker, and R. Kistner. User Manual SPYDER-CORE-P1. http://www.fzi.de/sim/spyder.html, 1998.