Power protocol: Reducing power dissipation on off-chip data buses

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 345-355

  Basu, K ^a   Choudhary, A ^a   Pisharath, J ^a   Kandemir, M ^b  

^a NORTHWESTERN UNIVERSITY   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

Clocks; Contracts; Data buses; Embedded system; Encoding; Energy consumption; Logic; Power dissipation; Protocols; Registers

Indexed keywords

BUSES; CLOCKS; COMPUTER ARCHITECTURE; CONTRACTS; DATA TRANSFER; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; ENCODING (SYMBOLS); ENERGY DISSIPATION; ENERGY UTILIZATION; NETWORK PROTOCOLS; SYSTEM BUSES;

ACTUAL DATA VALUES; DATA BUS; DYNAMIC POWER DISSIPATION; HIGH PERFORMANCE SYSTEMS; LOGIC; OPTIMIZATION STRATEGY; REGISTERS; SWITCHING ACTIVITIES;

ELECTRIC LOSSES;

EID: 84948986454     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2002.1176262     Document Type: Conference Paper

References (28)

1. T. M. Austin. The SimpleScalar/ARM Toolset. http://www. eecs. umich. edu/-taustin/simplescalar
2. T. M. Austin and D. Burger. The SimpleScalar Architectural Research Tool Set. http://www. cs. wisc. edu/-mscalar/simplescalar. html
3. B. Bishop and A. Bahuman. A low-energy adaptive bus coding scheme. In Proc. IEEE Workshop on VLSI, April 2001, Orlando, FL.
4. D. Brooks, M. Martonosi, J-D. Wellman, and P. Bose. Powerperformance modeling and tradeoff analysis for a high-end microprocessor. In Proc. PACS 2000, pp. 126-136.
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. International Symposium on Computer Architecture, June 2000.
6. F. Catthoor, S. Wuytack, E. De Gref, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, 1998.
7. B. R. Childers and T. Nakra. Re-ordering memory bus transactions for reduced power consumption. In Proc. ACM SIGPLAN 2000 Workshop on Languages, Compilers and Tools for Embedded Systems, June 2000.
8. J-H. Choi, J-H. Lee, S-W. Jeong, S-D. Kim, and C. Weems. A low-power TLB structure for embedded systems. IEEE Computer Architecture Letters, Volume 1, January 2002.
9. D. Citron and L. Rudolph. Creating a wider bus using caching techniques. In Proc. IEEE Symposium on High Performance Computer Architecture, January 1995, pp. 90-99.
10. M. Farrens and A. Park. Dynamic base register caching: A technique for reducing address bus width. In Proc. 18th Annual International Symposium on Computer Architecture, Toronto, Canada, May 1991.
11. W. Fornaciari, D. Sciuto, and C. Silvano. Power estimation for architectural exploration of HW/SW communication on system-level buses. In Proc. International Workshop on Hardware/Software Codesign, 1999.
12. http://www. plastech. ru/html/techsupport/faqs/cel thermal. pdf
13. http://www. cyberresearch. com/pciso64. html
14. T. Juan, T. Lang, and J. J. Navarro. Reducing TLB power requirements. In Proc. International Symposium on Low Power Electronics and Design, 1997.
15. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communication systems. In Proc. The 30th International Symposium on Microarchitecture, pp. 330-35, December 1997.
16. K.-J. Lin and C.-W. Wu. A low-power CAM design for LZ data compressionî. IEEE Transactions on Computers, Vol. 49, No. 10, October 2000.
17. D. Liu and C. Svensson. Power consumption estimation in CMOS VLSI chips. IEEE Journal of Solid State Circuits, vol. 29, no. 6, June 1994.
18. H. Mehta, R. M. Owens, and M. J. Irwin. Some issues in Gray code addressing. In Proc. 6th IEEE Great Lakes Symposium on VLSI, 1996.
19. S. Palacharla, N. P. Jouppi, and J. E. Smith. Complexity-effective superscalar processors. In Proc. 24th International Symposium on Computer Architecture, pp. 206-218, Denver, CO, June 1997.
20. Y. Shin, S. Chae, and K. Choi. Partial bus-invert coding for power optimization of system level bus. In Proc. International Symposium on Low Power Electronics and Design, August 1998, pp. 127-129.
21. Y. Shin and K. Choi. Narrow bus encoding for low power systems. In Proc. ASP-DAC2000, January 2000, Yokohama, Japan.
22. P. Sotiriadis and A. Chandrakasan. Low power bus coding techniques considering inter-wire capacitances. IEEE Custom Integrated Circuits Conference 2000, pp. 507-510.
23. M. R. Stan and W. P. Burleson. Bus invert coding for low-power IO. IEEE Transactions on VLSI Systems, March 1995.
24. M. R. Stan and W. P. Burleson. Low power encodings for global communication in CMOS VLSI. IEEE Transactions on VLSI Systems, December 1997.
25. Techfest. PCI Local Bus Technical Summary. http://www. Techfest. com/hardware/bus/pci. htm.
26. J. Yang and R. Gupta. FV encoding for low-power data I/O. In Proc. ACM/IEEE International Symposium on Low Power Electronics and Design, Huntington Beach, CA, August 2001.
27. J. Yang, Y. Zhang, and R. Gupta. Frequent value compression in data caches. In Proc. 33rd IEEE/ACM International Symposium on Microarchitecture, Monterey, CA, December 2000.
28. N. D. Zervas, K. Masselos, and C. E. Goutis. Code transformations for embedded multimedia applications: Impact on power and performance. In Proc. ISCA Power-Driven Microarchitecture Workshop, 1998.