Compiling with code-size constraints

Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems

Volumn , Issue , 2002, Pages 120-129

  Naik, Mayur ^a   Palsberg, Jens ^a  

^a Purdue University   (United States)

Author keywords

Banked architecture; Integer linear programming; Register allocation; Space optimization

Indexed keywords

EMBEDDED SYSTEMS; INTEGER PROGRAMMING; LINEAR PROGRAMMING; PROBLEM SOLVING;

CODE-SIZE CONSTRAINTS;

PROGRAM COMPILERS;

EID: 0036974914     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/513829.513851     Document Type: Conference Paper

References (18)

1. CPLEX mixed integer optimizer. www.ilog.com/products/cplex/product/mip.cfm.
2. Greenhill Manufacturing, www.greenhillmfg.com.
3. Zilog, Inc. www.zilog.com.
4. A. Appel and L. George. Optimal spilling for CISC machines with few registers. In C. Norris and J. Fenwick, editors, Proceedings of the ACM SIGPLAN '01 Conference on Programming Language Design and Implementation (PLDI-01), ACM SIGPLAN Notices, pages 243-253. ACM Press, June 2001.
5. D. Brylow, N. Damgaard, and J. Palsberg. Static checking of interrupt-driven software. In Proceedings of ICSE'01, 23rd International Conference on Software Engineering, pages 47-56, Toronto, May 2001.
6. R. Fourer, D. M. Gay, and B. W. Kernighan. AMPL: A Modeling Language for Mathematical Programming. The Scientific Press, 1993. www.ampl.com.
7. D. Goodwin and K. Wilken. Optimal and near-optimal global register allocation using 0-1 integer programming. Software - Practice and Experience, 26(8):929-965, Aug. 1996.
8. T. Kong and K. D. Wilken. Precise register allocation for irregular register architectures. In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-98), pages 297-307. IEEE Computer Society, Nov. 30-Dec. 2 1998.
9. R. Leupers and P. Marwedel. Algorithms for address assignment in DSP code generation. In Proceedings of IEEE International Conference on Computer Aided Design, 1996.
10. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Storage assignment to decrease code size. ACM Transactions on Programming Languages and Systems, 18(3):235-253, May 1996.
11. V. Liberatore, M. Farach-Colton, and U. Kremer. Evaluation of algorithms for local register allocation. Lecture Notes in Computer Science, 1575:137-152, 1999.
12. R. B. O. Avissar and D. Stewart. Heterogeneous memory management for embedded systems. In Proceedings of the ACM 2nd Int'l Conf. on Compilers, Architectures, and Synthesis for Embedded Systems CASES, Nov. 2001.
13. J. Park, J. Lee, and S. Moon. Register allocation for banked register file. In C. Norris and J. Fenwick, editors, Proceedings of the Workshop on Languages, Compilers and Tools for Embedded Systems (LCTES-01), volume 36, 6 of ACM SIGPLAN Notices, pages 39-47. ACM Press, June 22-23 2001.
14. A. Rao and S. Pande. Storage assignment optimizations to generate compact and efficient code on embedded DSPs. In Proceedings of the ACM SIGPLAN '99 Conference on Programming Language Design and Implementation, pages 128-138, May 1-4, 1999.
15. J. Ruttenberg, G. R. Gao, A. Stoutchinin, and W. Lichtenstein. Software pipelining showdown: Optimal vs. heuristic methods in a production compiler. In Proceedings of the ACM SIGPLAN '96 Conference on Programming Language Design and Implementation, pages 1-11, 1996.
16. J. Sjdin and C. von Platen. Storage allocation for embedded processors. In Proceedings of CASES 2001, pages 15-23, 2001.
17. A. Stoutchinin. An integer linear programming model of software pipelining for the MIPS R8000 processor. Lecture Notes in Computer Science, 1277:121-135, 1997.
18. A. Sudarsanam and S. Malik. Simultaneous reference allocation in code generation for dual data memory bank ASIPs. ACM Transactions on Design Automation of Electronic Systems., 5(2):242-264, Jan. 2000.