Power distribution networks with on-chip decoupling capacitors

Power Distribution Networks with On-Chip Decoupling Capacitors

Volumn , Issue , 2008, Pages 1-515

  Popovich, Mikhhail ^a   Mezhiba, Andrey V ^b   Friedman, Eby G ^a  

^a UNIVERSITY OF ROCHESTER   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84891442851     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-0-387-71601-5     Document Type: Book

References (363)

1. C. Pirtle, Engineering the World: Stories from the First 75 Years of Texas Instruments, Southern Methodist University Press, Dallas, Texas, 2005.
2. T. R. Reid, The Chip: How Two Americans Invented the Microchip and Launched a Revolution, Random House, Inc., New York, New York, 2001.
3. L. Berlin, Man Behind the Microchip: Robert Noyce and the Invention of Silicon Valley, Oxford University Press, New York, New York, 2005.
4. J. S. Kilby, "Miniaturized Electronic Circuits", U. S. Patent # 3, 138, 743, June 23, 1964.
5. J. A. Hoerni, "Planar Silicon Transistors and Diodes", IRE Transactions on Electron Devices, Vol. 8, No. 2, pp. 178, March 1961.
6. D. Kahng, "A Historical Perspective on the Development of MOS Transistors and Related Devices", IEEE Transactions on Electron Devices, Vol. 23, No. 7, pp. 655-657, July 1976.
7. R. E. Kerwin, D. L. Klein, and J. C. Sarace, "Method for Making MIS Structures", U. S. Patent # 3, 475, 234, October 28, 1969.
8. G. E. Moore, "Cramming More Components onto Integrated Circuits", Electronics, pp. 114-117, April 19, 1965.
9. G. E. Moore, "Progress in Digital Integrated Electronics", Proceedings of the IEEE International Electron Devices Meeting, pp. 11-13, December 1975.
10. International Technology Roadmap for Semiconductors, 2001 Edition, Semiconductor Industry Association, http://public.itrs.net, 2001.
11. B. T. Murphy, D. E. Haggan, and W. W. Troutman, "From Circuit Miniaturization to the Scalable IC", Proceedings of the IEEE, Vol. 88, No. 5, pp. 691-703, May 2000.
12. J. Millman, Microelectronics, McGraw-Hill, New York, New York, 1979.
13. F. Faggin and M. E. Hoff, "Standard Parts and Custom Design Merge in Four-Chip Processor Kit", Electronics, pp. 112-116, April 24, 1972.
14. C. McNairy and R. Bhatia, "Montecito: a Dual-Core, Dual-Thread Itanium Processor", IEEE Micro, Vol. 25, No. 2, pp. 10-20, March/April 2005.
15. S. Rusu et al., "A 65-nm Dual-Core Multithreaded Xeon Processor with 16-MB L3 Cache", IEEE Journal of Solid-State Circuits, Vol. 42, No. 1, pp. 17-25, January 2007.
16. J. Chang et al., "The 65-nm 16-MB Shared On-Die L3 Cache for the Dual-Core Intel Xeon Processor 7100 Series", IEEE Journal of Solid-State Circuits, Vol. 42, No. 4, pp. 846-852, April 2007.
17. J. M. Hart et al., "Implementation of a Forth-Generation 1.8-GHz Dual-Core SPARC V9 Microprocessor", IEEE Journal of Solid-State Circuits, Vol. 41, No. 1, pp. 210-217, January 2006.
18. R. Kalla, B. Sinharoy, and J. M. Tendler, "IBM Power5 Chip: a Dual-Core Multithreaded Processor", IEEE Micro, Vol. 24, No. 2, pp. 40-47, March/April 2004.
19. K. T. Tang and E. G. Friedman, "Estimation of Transient Voltage Fluctuations in the CMOS-Based Power Distribution Networks", Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 5, pp. 463-466, May 2001.
20. K. T. Tang and E. G. Friedman, "On-Chip ÄI Noise in the Power Distribution Networks of High Speed CMOS Integrated Circuits", Proceedings of the IEEE International ASIC/SOC Conference, pp. 53-57, September 2000.
21. K. T. Tang and E. G. Friedman, "Simultaneous Switching Noise in On-Chip CMOS Power Distribution Networks", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 4, pp. 487-493, August 2002.
22. International Technology Roadmap for Semiconductors, 2005 Edition, Semiconductor Industry Association, http://public.itrs.net, 2005.
23. M. Benoit, S. Taylor, D. Overhauser, and S. Rochel, "Power Distribution in High-Performance Design", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 274-278, August 1998.
24. L. C. Tsai, "A 1 GHz PA-RISC Processor", Proceedings of the IEEE International Solid-State Circuits Conference, pp. 322-323, February 2001.
25. C. J. Anderson et al., "Physical Design of a Fourth-Generation POWER GHz Microprocessor", Proceedings of the IEEE International Solid-State Circuits Conference, pp. 232-233, February 2001.
26. M. Popovich and E. G. Friedman, "Decoupling Capacitors for Multi-Voltage Power Distribution Systems", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 14, No. 3, pp. 217-228, March 2006.
27. M. Popovich and E. G. Friedman, "Impedance Characteristics of Decoupling Capacitors in Multi-Power Distribution Systems", Proceedings of the IEEE International Conference on Electronics, Circuits and Systems, pp. 160-163, December 2004.
28. A. V. Mezhiba and E. G. Friedman, Power Distribution Networks in High Speed Integrated Circuits, Kluwer Academic Publishers, Norwell, Massachusetts, 2004.
29. K. T. Tang and E. G. Friedman, "Delay Uncertainty Due to On-Chip Simultaneous Switching Noise in High Performance CMOS Integrated Circuits", Proceedings of the IEEE Workshop on Signal Processing Systems, pp. 633-642, October 2000.
30. K. T. Tang and E. G. Friedman, "Incorporating Voltage Fluctuations of the Power Distribution Network into the Transient Analysis of CMOS Logic Gates", Analog Integrated Circuits and Signal Processing, Vol. 31, No. 3, pp. 249-259, June 2002.
31. M. Saint-Laurent and M. Swaminathan, "Impact of Power Supply Noise on Timing in High-Frequency Microprocessors", Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 261-264, October 2002.
32. M. Saint-Laurent and M. Swaminathan, "Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors", IEEE Transactions on Advanced Packaging, Vol. 27, No. 1, pp. 135-144, February 2004.
33. A. Waizman and C.-Y. Chung, "Package Capacitor Impact on Microprocessor Maximum Operating Frequency", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 118-122, June 2001.
34. E. G. Friedman, Clock Distribution Networks in VLSI Circuits and Systems, IEEE Press, Piscataway, New Jersey, 1995.
35. E. G. Friedman, High Performance Clock Distribution Networks, Kluwer Academic Publishers, Norwell, Massachusetts, 1997.
36. I. S. Kourtev and E. G. Friedman, Timing Optimization Through Clock Skew Scheduling, Kluwer Academic Publishers, Norwell, Massachusetts, 2000.
37. J. P. Eckhardt and K. A. Jenkins, "PLL Phase Error and Power Supply Noise", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 73-76, October 1998.
38. A. W. Strong et al., Reliability Wearout Mechanisms in Advanced CMOS Technologies, John Wiley & Sons, Inc., New York, New York, 2006.
39. L. Smith, "Reliability and Performance Tradeoffs in the Design of On-Chip Power Delivery and Interconnects", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 49-52, November 1999.
40. J. D. Jackson, Classical Electrodynamics, John Wiley & Sons, Inc., New York, New York, 1975.
41. F. W. Grover, Inductance Calculations: Working Formulas and Tables, D. Van Nostrand Company, Inc., New York, New York, 1946.
42. A. E. Ruehli, "Inductance Calculations in a Complex Integrated Circuit Environment", IBM Journal of Research and Development, Vol. 16, No. 5, pp. 470-481, September 1972.
43. E. B. Rosa, "The Self and Mutual Inductance of Linear Conductors", Bulletin of the National Bureau of Standards, Vol. 4, No. 2, pp. 301-344. Government Printing Office, Washington, D. C., January 1908.
44. E. B. Rosa and L. Cohen, "Formulæ and Tables for the Calculation of Mutual and Self-Inductance", Bulletin of the National Bureau of Standards, Vol. 5, No. 1, pp. 1-132. Government Printing Office, Washington, August 1908.
45. E. B. Rosa and F. W. Grover, "Formulæ and Tables for the Calculation of Mutual and Self-Inductance", Bulletin of the National Bureau of Standards, Vol. 8, No. 1, pp. 1-237. Government Printing Office, Washington, August 1912.
46. R. F. German, H. W. Ott, and C. R. Paul, "Effect of an Image Plane on Printed Circuit Board Radiation", Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, pp. 284-291, August 1990.
47. T. S. Smith and C. R. Paul, "Effect of Grid Spacing on the Inductance of Ground Grids", Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, pp. 72-77, August 1991.
48. C. R. Paul, Introduction to Electromagnetic Compatibility, John Wiley & Sons, Inc., New York, New York, 1992.
49. R. E. Matick, Transmission Lines for Digital and Communication Networks, McGraw-Hill, New York, New York, 1969.
50. D. W. Bailey and B. J. Benschneider, "Clocking Design and Analysis for a 600-MHz Alpha Microprocessor", IEEE Journal of Solid-State Circuits, Vol. 33, No. 11, pp. 1627-1633, November 1998.
51. R. M. Averill III et al., "Chip Integration Methodology for the IBM S/390 G5 and G6 Custom Microprocessors", IBM Journal of Research and Development, Vol. 43, No. 5/6, pp. 681-706, September/November 1999.
52. H. A. Wheeler, "Formulas for the Skin Effect", Proceedings of the IRE, pp. 412-424, September 1942.
53. C.-S. Yen, Z. Fazarinc, and R. L. Wheeler, "Time-Domain Skin-Effect Model for Transient Analysis of Lossy Transmission Lines", Proceedings of the IEEE, Vol. 70, No. 7, pp. 750-757, July 1982.
54. T. V. Dinh, B. Cabon, and J. Chilo, "New Skin-Effect Equivalent Circuit", Electronic Letters, Vol. 26, No. 19, pp. 1582-1584, September 13, 1990.
55. S. Kim and D. P. Neikirk, "Compact Equivalent Circuit Model for the Skin Effect", Proceedings of the IEEE International Microwave Symposium, pp. 1815-1818, June 1996.
56. B. Krauter and S. Mehrotra, "Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis", Proceedings of the IEEE/ACM Design Automation Conference, pp. 303-308, June 1998.
57. G. V. Kopcsay et al., "A Comprehensive 2-D Inductance Modeling Approach for VLSI Interconnects: Frequency-Dependent Extraction and Compact Model Synthesis", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 6, pp. 695-711, December 2002.
58. S. Mei, C. Amin, and Y. I. Ismail, "Efficient Model Order Reduction Including Skin Effect", Proceedings of the IEEE/ACM Design Automation Conference, pp. 232-237, June 2003.
59. A. Deutsch et al., "When Are Transmission-Line Effects Important for On-Chip Interconnections?", IEEE Transactions on Microwave Theory and Techniques, Vol. 45, No. 10, pp. 1836-1846, October 1997.
60. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 7, No. 4, pp. 442-449, December 1999.
61. Y. I. Ismail and E. G. Friedman, On-Chip Inductance in High Speed Integrated Circuits, Kluwer Academic Publishers, Norwell, Massachusetts, 2001.
62. R. Schmitt, Electromagnetics Explained, Newnes-Elsevier Science, Boston, 2002.
63. B. Krauter and L. T. Pileggi, "Generating Sparse Partial Inductance Matrices with Guaranteed Stability", Proceedings of the IEEE/ACM Design Automation Conference, pp. 45-52, November 1995.
64. Z. He, M. Celik, and L. T. Pileggi, "SPIE: Sparse Partial Inductance Extraction", Proceedings of the IEEE/ACM Design Automation Conference, pp. 137-140, June 1997.
65. A. J. Dammers and N. P. Van der Meijs, "Virtual Screening: A Step Towards a Sparse Partial Inductance Matrix", Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 445-452, June 1999.
66. M. Beattie and L. Pileggi, "Efficient Inductance Extraction via Windowing", Proceedings of the IEEE/ACM Design Automation and Test in Europe Conference, pp. 430-436, March 2001.
67. M. Kamon, M. J. Tsuk, and J. White, "FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program", IEEE Transactions on Microwave Theory and Techniques, Vol. 42, No. 9, pp. 1750-1758, September 1994.
68. A. V. Mezhiba and E. G. Friedman, "Properties of On-Chip Inductive Current Loops", Proceedings of the ACM Great Lakes Symposium on Very Large Scale Integration, pp. 12-17, April 2002.
69. A. V. Mezhiba and E. G. Friedman, "Inductive Characteristics of Power Distribution Grids in High Speed Integrated Circuits", Proceedings of the IEEE International Symposium on Quality Electronic Design, pp. 316-321, March 2002.
70. A. V. Mezhiba and E. G. Friedman, "Inductive Properties of High-Performance Power Distribution Grids", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 6, pp. 762-776, December 2002.
71. J. M. Maxwell, A Treatise on Electricity and Magnetism, Vol. 2, Part IV, Chapter XIII, The Clarendon Press, Oxford, United Kingdom, 2nd Edition, 1881.
72. J. J. Clement, "Electromigration Reliability", Design of High-Performance Microprocessor Circuits, Chandrakasan, Bowhill, and Fox, (Eds.), Chapter 20, pp. 429-448, IEEE Press, New York, New York, 2001.
73. I. A. Blech and H. Sello, Mass Transport of Aluminum by Moment Exchange with Conducting Electrons, Vol. 5, pp. 496-505, USAF-RADC Series, 1966.
74. J. R. Black, "Mass Transport of Aluminum by Moment Exchange with Conducting Electrons", Proceedings of the IEEE International Reliability Physics Symposium, pp. 148-159, April 1967.
75. F. M. D'Heurle, "Electromigration and Failure in Electronics: an Introduction", Proceedings of the IEEE, Vol. 59, No. 10, pp. 1409-1417, October 1971.
76. C.-K. Hu et al., "Electromigration and Stress-Induced Voiding in Fine Al and Al-alloy Thin-Film Lines", IBM Journal of Research and Development, Vol. 39, No. 4, pp. 465-497, July 1995.
77. M. J. Attardo and R. Rosenberg, "Electromigration Damage in Aluminum Film Conductors", Journal of Applied Physics, Vol. 41, No. 5, pp. 2381-2386, May 1970.
78. F. G. Yost, D. E. Amos, and A. D. Romig, Jr., "Stress-Driven Diffusive Voiding of Aluminum Conductor Lines", Proceedings of the IEEE International Reliability Physics Symposium, pp. 193-201, April 1989.
79. I. A. Blech and K. L. Tai, "Measurements of Stress Gradients Generated by Electromigration", Applied Physics Letters, Vol. 30, No. 8, pp. 387-389, April 1977.
80. I. A. Blech, "Electromigration in Thin Aluminum Films on Titanium Nitride", Journal of Applied Physics, Vol. 47, No. 4, pp. 1203-1208, April 1976.
81. R. G. Filippi et al., "The Effect of Current Density and Stripe Length on Resistance Saturation During Electromigration Testing", Applied Physics Letters, Vol. 69, No. 16, pp. 2350-2352, October 1996.
82. P. Børgesen et al., "Stress Evolution During Stress Migration and Electromigration in Passivated Interconnect Lines", Proceedings of the American Institute of Physics Conference, Vol. 305, pp. 231-253, 1994.
83. J. J. Clement, J. R. Lloyd, and C. V. Thompson, "Failure in Tungsten-Filled Via Structures", Proceedings of the Materials Research Society, Vol. 391, pp. 423-428, 1995.
84. B. N. Argarwala, M. J. Attardo, and A. J. Ingraham, "Dependence of Electromigration-Induced Failure Time on Length and Width of Aluminum Thin Film Conductors", Journal of Applied Physics, Vol. 41, pp. 3954-3960, September 1970.
85. J. Cho and C. V. Thompson, "Grain Size Dependence of Electromigration-Induced Failures in Narrow Interconnects", Applied Physics Letters, Vol. 54, No. 25, pp. 2577-2579, June 19, 1989.
86. J. R. Black, "Electromigration - A Brief Survey and Some Recent Results", IEEE Transactions on Electron Devices, Vol. 4, No. 16, pp. 338-347, April 1969.
87. J. J. Clement, "Electromigration Modeling for Integrated Circuit Interconnect Relibility Analysis", IEEE Transactions on Device and Materials Reliability, Vol. 1, No. 1, pp. 33-42, March 2001.
88. J. M. Towner and E. P. Van De Ven, "Aluminum Electromigration under Pulsed DC Conditions", Proceedings of the IEEE International Reliability Physics Symposium, pp. 36-39, April 1983.
89. J. A. Maiz, "Characterization of Electromigration under Bidirectional (BC) and Pulsed Unidirectional (PDC) Currents", Proceedings of the IEEE International Reliability Physics Symposium, pp. 220-228, April 1989.
90. L. M. Ting, J. S. May, W. R. Hunter, and J. W. McPherson, "ACElectromigration Characterization and Modeling of Multilayered Interconnects", Proceedings of the IEEE International Reliability Physics Symposium, pp. 311-316, March 1993.
91. E. T. Ogawa, K.-D. Lee, V. A. Blaschke, and P. S. Ho, "Electromigration Reliability Issues in Dual-Damascene Cu Interconnections", IEEE Transactions on Reliability, Vol. 51, No. 4, pp. 403-419, December 2002.
92. S. Thrasher et al., "Blech Effect in Single-Inlaid Cu Interconnects", Proceedings of the IEEE International Interconnect Technology Conference, pp. 177-179, June 2001.
93. P. C. Wang, R. G. Filippi, and L. M. Gignac, "Electromigration Threshold in Single-Damascene Copper Interconnects with SiO2 Dielectrics", Proceedings of the IEEE International Interconnect Technology Conference, pp. 263-265, June 2001.
94. E. T. Ogawa, "Direct Observation of a Critical Length Effect in Dual-Damascene Cu/Oxide Interconnects", Applied Physics Letters, Vol. 78, No. 18, pp. 2652-2654, April 2001.
95. S. P. Hau-Riege, "Probabilistic Immortality of Cu Damascene Interconnects", Journal of Applied Physics, Vol. 91, No. 4, pp. 2014-2022, February 2002.
96. C.-K. Hu et al., "Bimodal Electromigration Mechanisms in Dual-Damascene Cu Line/Via on W", Proceedings of the IEEE International Interconnect Technology Conference, pp. 133-135, June 2002.
97. B. Li, T. D. Sullivan, and T. C. Lee, "Line Depletion Electromigration Characteristics of Cu Interconnects", Proceedings of the IEEE International Reliability Physics Symposium, pp. 140-145, March 2003.
98. P. Justison et al., "Electromigration in Multi-Level Interconnects with Polymeric Low-k Interlevel Dielectrics", Proceedings of the IEEE International Interconnect Technology Conference, pp. 202-204, June 2000.
99. K.-D. Lee et al., "Electromigration Study of Cu/Low k Dual Damascene Interconnects", Proceedings of the IEEE International Reliability Physics Symposium, pp. 322-326, March 2002.
100. C. S. Hau-Riege, A. P. Marathe, and V. Pham, "The Effect of Low-k ILD on the Electromigration Reliability of Cu Interconnects with Different Line Lengths", Proceedings of the IEEE International Reliability Physics Symposium, pp. 173-177, March 2003.
101. E. T. Ogawa et al., "Statistics of Electromigration Early Failures in Cu/Oxide Dual Damascene Interconnects", Proceedings of the IEEE International Reliability Physics Symposium, pp. 341-349, March 2001.
102. F. G. Yost, D. E. Amos, and A. D. Romig, Jr., "Statistical Electromigration Budgeting for Reliable Design and Verification in a 300-MHz Microprocessor", Proceedings of the IEEE Symposium on VLSI Circuits, pp. 115-116, June 1995.
103. R. R. Tummala, E. J. Rymaszewski, and A. G. Klopfenstein, (Eds.), Microelectronics Packaging Handbook, Chapman & Hall, New York, New York, 1997.
104. R. Evans and M. Tsuk, "Modeling and Measurement of a High-Performance Computer Power Distribution System", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 17, No. 4, pp. 467-471, November 1994.
105. D. J. Herrell and B. Beker, "Modeling of Power Distribution Systems for High-Performance Processors", IEEE Transactions on Advanced Packaging, Vol. 22, No. 3, pp. 240-248, August 1999.
106. T. R. Arabi et al., "Design and Validation of the Core and IOs Decoupling of the Pentium III and Pentium 4 Processors", Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 249-252, October 2002.
107. L. D. Smith et al., "Power Distribution System Design Methodology and Capacitor Selection for Modern CMOS Technology", IEEE Transactions on Advanced Packaging, Vol. 22, No. 3, pp. 284-291, August 1999.
108. A. Waizman and C.-Y. Chung, "Resonant Free Power Network Design Using Extended Adaptive Voltage Positioning (EAVP) Methodology", IEEE Transactions on Advanced Packaging, Vol. 24, No. 3, pp. 236-244, August 2001.
109. I. Novak et al., "Distributed Matched Bypassing for Board-Level Power Distribution Networks", IEEE Transactions on Advanced Packaging, Vol. 25, No. 2, pp. 230-242, May 2002.
110. G. F. Taylor, C. Deutschle, T. Arabi, and B. Owens, "An Approach to Measuring Power Supply Impedance of Microprocessors", Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 211-214, October 2001.
111. R. Panda et al., "Model and Analysis of Combined Package and On-Chip Power Grid Simulation", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 179-184, August 2000.
112. A. Hasan, A. Sarangi, A. Sathe, and G. Ji, "High Performance Mobile Pentium III Package Development and Design", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 378-385, June 2002.
113. I. Novak, "Lossy Power Distribution Networks with Thin Dielectric Layers and/or Thin Conductive Layers", IEEE Transactions on Advanced Packaging, Vol. 23, No. 3, pp. 353-360, August 2000.
114. H. Braunisch et al., "Electrical Performance of Bumpless Build-Up Layer Packaging", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 353-358, June 2002.
115. B. W. Amick, C. R. Gauthier, and D. Liu, "Macro-Modeling Concepts for the Chip Electrical Interface", Proceedings of the IEEE/ACM Design Automation Conference, pp. 391-394, June 2002.
116. G. E. R. Lloyd, Early Greek Science: Thales to Aristotle, WWNorton & Co., Inc., New York, New York, 1974.
117. A. D. Moore, Electrostatics and Its Applications, John Wiley & Sons, Inc., New York, New York, 1973.
118. J. L. Heilborn, Electricity in the 17th & 18th Centuaries: A Study in Early Modern Physics, Dover Publications, Mineola, New York, 1999.
119. A. Guillemin, Electricity and Magnetism, Macmillam, London, 1891.
120. M. Faraday, Experimental Researches in Electricity, Dover Publications, Mineola, New York, 2004.
121. J. D. Cutnell and K. W. Johnson, Physics, 6th Edition, John Wiley & Sons, Inc., New York, New York, 2003.
122. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd Edition, Cambridge University Press, New York, New York, 2004.
123. C. P. Yuan and T. N. Trick, "A Simple Formula for the Estimation of the Capacitance of Two-Dimensional Interconnects in VLSI Circuits", IEEE Electron Device Letters, Vol. 3, No. 12, pp. 391-393, December 1982.
124. T. Sakurai and K. Tamaru, "Simple Formulas for Two-and Three-Dimensional Capacitance", IEEE Transactions on Electron Devices, Vol. 30, No. 2, pp. 183-185, February 1983.
125. J.-H. Chern et al., "Multilevel Metal Capacitance Models for CAD Design Synthesis Systems", IEEE Electron Device Letters, Vol. 13, No. 1, pp. 32-34, January 1992.
126. S.-C. Wong, G.-Y. Lee, and D.-J. Ma, "Modeling of Interconnect Capacitance, Delay, and Crosstalk in VLSI", IEEE Transactions on Semiconductor Manufacturing, Vol. 13, No. 1, pp. 108-111, January 2000.
127. E. Barke, "Line-to-Ground Capacitance Calculation for VLSI: A Comparison", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 7, No. 2, pp. 295-298, February 1988.
128. N. V.d. Meijs and J. T. Fokkema, "VLSI Circuit Reconstruction from Mask Topology", Integration, Vol. 2, No. 2, pp. 85-119, February 1984.
129. T. Roy, L. Smith, and J. Prymak, "ESR and ESL of Ceramic Capacitor Applied to Decoupling Applications", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 213-216, October 1998.
130. D. A. Neamen, Semiconductor Physics and Devices: Basic Principles, 3rd Edition, McGraw-Hill, New York, New York, 2002.
131. "Power Distribution System (PDS) Design: Using Bypass/Decoupling Capacitors", http://direct.xilinx.com/bvdocs/appnotes/xapp623.pdf.
132. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, Reading, Massachusetts, 1990.
133. W. Becker et al., "Mid-Frequency Simultaneous Switching Noise in Computer Systems", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 676-681, May 1997.
134. W. D. Becker et al., "Modeling, Simulation, and Measurement of Mid-Frequency Simultaneous Switching Noise in Computer Systems", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 21, No. 2, pp. 157-163, May 1998.
135. T. Zhou, T. Strach, and W. D. Becker, "On Chip Circuit Model for Accurate Mid-Frequency Simultaneous Switching Noise Prediction", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 275-278, October 2005.
136. S. Bobba, T. Thorp, K. Aingaran, and D. Liu, "IC Power Distribution Challenges", Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 643-650, November 2001.
137. S. Chun et al., "Physics Based Modeling of Simultaneous Switching Noise in High Speed Systems", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 760-768, May 2000.
138. S. Chun et al., "Modeling of Simultaneous Switching Noise in High Speed Systems", IEEE Transactions on Advanced Packaging, Vol. 24, No. 2, pp. 132-142, May 2001.
139. L. Smith, "Simultaneous Switching Noise and Power Plane Bounce for CMOS Technology", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 163-166, October 1999.
140. F. Y. Yuan, "Electromagnetic Modeling and Signal Integrity Simulations of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards", Proceedings of the IEEE/ACM Design Automation Conference, pp. 421-426, June 1998.
141. Z. Mu, "Simulation and Modeling of Power and Ground Planes in High Speed Printed Circuit Boards", Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 459-462, May 2001.
142. N. Na et al., "Modeling and Transient Simulation of Planes in Electronic Packages", IEEE Transactions on Advanced Packaging, Vol. 23, No. 3, pp. 340-352, August 2000.
143. T.-G. Yew, Y.-L. Li, C.-Y. Chung, and D. G. Figueroa, "Design and Performance Evaluation of Chip Capacitors on Microprocessor Packaging", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 175-178, October 1999.
144. J. Kim et al., "Separated Role of On-Chip and On-PCB Decoupling Capacitors for Reduction of Radiated Emission on Printed Circuit Board", Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, pp. 531-536, August 2001.
145. B. Garben, G. A. Katopis, and W. D. Becker, "Package and Chip Design Optimization for Mid-Frequency Power Distribution Decoupling", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 245-248, October 2002.
146. M. Xu et al., "Power-Bus Decoupling with Embedded Capacitance in Printed Circuit Board Design", IEEE Transactions on Electromagnetic Compatibility, Vol. 45, No. 1, pp. 22-30, February 2003.
147. M. I. Montrose, "Analysis on Loop Area Trace Radiated Emissions from Decoupling Capacitor Placement on Printed Circuit Boards", Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, pp. 423-428, August 1999.
148. P. Muthana et al., "Mid Frequency Decoupling Using Embedded Decoupling Capacitors", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 271-274, October 2005.
149. O. P. Mandhana, "Design Oriented Analysis of Package Power Distribution System Considering Target Impedance for High PerformanceMicroprocessors", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 273-276, October 2001.
150. L. D. Smith and D. Hockanson, "Distributed SPICE Circuit Model for Ceramic Capacitors", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 523-528, May/June 2001.
151. P. Larsson, "Resonance and Damping in CMOS Circuits with On-Chip Decoupling Capacitance", IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 45, No. 8, pp. 849-858, August 1998.
152. L. D. Smith, R. E. Anderson, and T. Roy, "Chip-Package Resonance in Core Power Supply Structures for a High Power Microprocessor", Proceedings of the ASME International Electronic Packaging Technical Conference and Exhibition, July 2001.
153. C. R. Paul, "Effectiveness of Multiple Decoupling Capacitors", IEEE Transactions on Electromagnetic Compatibility, Vol. 34, No. 2, pp. 130-133, May 1992.
154. M. Popovich and E. G. Friedman, "Decoupling Capacitors for Power Distribution Systems with Multiple Power Supplies", Proceedings of the IEEE EDS/CAS Activities in Western New York Conference, p. 9, November 2004.
155. A. Waizman and C.-Y. Chung, "Extended Adaptive Voltage Positioning (EAVP)", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 65-68, October 2000.
156. M. Sotman, M. Popovich, A. Kolodny, and E. G. Friedman, "Leveraging Symbiotic On-Die Decoupling Capacitance", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 111-114, October 2005.
157. H. H. Chen and J. S. Neely, "Interconnect and Circuit Modeling Techniques for Full-Chip Power Supply Noise Analysis", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 21, No. 3, pp. 209-215, August 1998.
158. S. Bobba and I. Hajj, "Input Vector Generation for Maximum Intrinsic Decoupling Capacitance of VLSI Circuits", Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 195-198, May 2001.
159. R. Panda, S. Sundareswaran, and D. Blaauw, "On the Interaction of Power Distribution Network with Substrate", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 388-393, August 2001.
160. R. Panda, S. Sundareswaran, and D. Blaauw, "Impact of Low-Impedance Substrate on Power Supply Integrity", IEEE Transactions on Design & Test of Computers, Vol. 20, No. 3, pp. 16-22, May/June 2003.
161. G. Steele, D. Overhauser, S. Rochel, and S. Z. Hussain, "Full-Chip Verification Methods for DSM Power Distribution Systems", Proceedings of the IEEE/ACM Design Automation Conference, pp. 744-749, June 1998.
162. N. H. Pham, "On-Chip Capacitor Measurement for High Performance Microprocessor", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 65-68, October 1998.
163. H. Seidl et al., "A Fully Integrated Al2O3 Trench Capacitor DRAM for Sub-100nm Technology", Proceedings of the IEEE International Electron Devices Meeting, pp. 839-842, December 2002.
164. K. V. Rao et al., "Trench Capacitor Design Issues in VLSI DRAM Cells", Proceedings of the IEEE International Electron Devices Meeting, pp. 140-143, December 1986.
165. P. E. Gronowski et al., "High-Performance Microprocessor Design", IEEE Journal of Solid-State Circuits, Vol. 33, No. 5, pp. 676-686, May 1998.
166. B. J. Bowhill et al., "Circuit Implementation of a 300MHz 64-bit Second Generation CMOS Alpha CPU", Digital Technical Journal, Vol. 7, No. 1, pp. 100-118, 1995.
167. P. Larsson, "Parasitic Resistance in an MOS Transistor Used as On-Chip Decoupling Capacitance", IEEE Journal of Solid-State Circuits, Vol. 32, No. 4, pp. 574-576, April 1997.
168. A. Hastings, The Art of Analog Layout, Prentice Hall, Upper Saddle River, New Jersey, 2001.
169. J. L. McCreary, "Matching Properties, and Voltage and Temperature Dependence of MOS Capacitors", IEEE Journal of Solid-State Circuits, Vol. 16, No. 6, pp. 608-616, December 1981.
170. R. T. Howe and C. G. Sodini, Microelectronics: An Integrated Approach, Prentice Hall, Upper Saddle River, New Jersey, 1996.
171. C. T. Black et al., "High-Capacity, Self-Assembled Metal-Oxide-Semiconductor Decoupling Capacitors", IEEE Electron Device Letters, Vol. 25, No. 9, pp. 622-624, September 2004.
172. A. R. Alvarez, BiCMOS Technology and Applications, Kluwer Academic Publishers, Norwell, Massachusetts, 1993.
173. A. Behr, M. Schneider, S. Filho, and C. Montoro, "Harmonic Distortion Caused by Capacitors Implemented with MOSFET Gates", IEEE Journal of Solid-State Circuits, Vol. 27, No. 10, pp. 1470-1475, October 1992.
174. S. Rusu et al., "A 1.5-GHz 130-nm Itanium 2 Processor with 6-MB On-Die L3 Cache", IEEE Journal of Solid-State Circuits, Vol. 38, No. 11, pp. 1887-1895, November 2003.
175. "Optimization of Metal-Metal Comb-Capacitors for RF Applications", http://www.oea.com/document/OptimizMetal.pdf.
176. M. J. Deen and T. A. Fjeldly, CMOS RF Modeling, Characterization and Applications, World Scientific, River Edge, New Jersey, 2004.
177. B. Razavi, RF Microelectronics, Prentice Hall, Upper Saddle River, New Jersey, 1998.
178. R. K. Ulrich and L. W. Schaper, Integrated Passive Component Technology, Wiley-IEEE Press, New York, New York, 2003.
179. S. B. Chen et al., "High-Density MIM Capacitors Using Al2O3 and AlTiOx Dielectrics", IEEE Electron Device Letters, Vol. 23, No. 4, pp. 185-187, April 2002.
180. M. Y. Yang et al., "High-Density MIM Capacitors Using AlTaOx Dielectrics", IEEE Electron Device Letters, Vol. 24, No. 5, pp. 306-308, May 2003.
181. X. Yu et al., "A High-Density MIM Capacitor (13 fF/ìm2) Using ALD HfO2 Dielectrics", IEEE Electron Device Letters, Vol. 24, No. 2, pp. 63-65, February 2003.
182. H. Hu et al., "High Performance ALD HfO2-Al2O3 Laminate MIM Capacitors for RF and Mixed Signal IC Applications", Proceedings of the IEEE International Electron Devices Meeting, pp. 15.6.1-15.6.4, December 2003.
183. S.-J. Ding et al., "High-Density MIM Capacitor Using ALD High-k HfO2 Laminate Dielectrics", IEEE Electron Device Letters, Vol. 24, No. 12, pp. 730-732, December 2003.
184. 3 Barriers", IEEE Electron Device Letters, Vol. 26, No. 9, pp. 625-627, September 2005.
185. Y. H. Wu et al., "The Fabrication of Very High Resistivity Si with Low Loss and Cross Talk", IEEE Electron Device Letters, Vol. 21, No. 9, pp. 442-444, September 2000.
186. A. Kar-Roy et al., "High Density Metal Insulator Metal Capacitors Using PECVD Nitride for Mixed Signal and RF Circuits", Proceedings of the IEEE International Conference on Interconnect Technology, pp. 245-247, May 1999.
187. J. A. Babcock et al., "Analog Characteristics of Metal-Insulator-Metal Capacitors Using PECVD Nitride Dielectrics", IEEE Electron Device Letters, Vol. 22, No. 5, pp. 230-232, May 2001.
188. P. Zurcher et al., "Integration of Thin Film MIM Capacitors and Resistors into Copper Metallization Based RF-CMOS and Bi-CMOS Technologies", Proceedings of the IEEE International Electron Devices Meeting, pp. 153-156, December 2000.
189. M. Armacost et al., "A High Reliability Metal Insulator Metal Capacitor for 0.18 ìm Copper Technology", Proceedings of the IEEE International Electron Devices Meeting, pp. 157-160, December 2000.
190. C. H. Ng et al., "Characterization and Comparison of Two Metal-Insulator-Metal Capacitor Schemes in 0.13 ìm Copper Dual Damascene Metallization Process for Mixed-Mode and RF Applications", Proceedings of the IEEE International Electron Devices Meeting, pp. 241-244, December 2002.
191. N. Inoue et al., "High Performance High-k MIM Capacitor with Plug-in Plate (PiP) for Power Delivery Line of High-Speed MPUs", Proceedings of the IEEE International Interconnect Technology Conference, pp. 63-65, June 2006.
192. T. Soorapanth, CMOS RF Filtering at GHz Frequency, Ph. D. Thesis, Stanford University, Stanford, California, 2002.
193. "Applications of Metal-Insulator-Metal (MIM) Capacitors", International SEMATECH, Technology Transfer # 00083985A-ENG, October 2000.
194. O. E. Akcasu, "High Capacitance Structures in a Semiconductor Device", U. S. Patent # 5, 208, 725, May 4, 1993.
195. B. B. Mandelbrot, The Fractal Geometry of Nature, Freeman, New York, New York, 1983.
196. H. Samavati et al., "Fractal Capacitors", IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, pp. 2035-2041, December 1998.
197. R. Aparicio and A. Hajimiri, "Capacity Limits and Matching Properties of Integrated Capacitors", IEEE Journal of Solid-State Circuits, Vol. 37, No. 3, pp. 384-393, March 2002.
198. A. C. C. Ng and M. Saran, "Capacitor Structure for an Integrated Circuit", U. S. Patent # 5, 583, 359, December 10, 1996.
199. M. Popovich and E. G. Friedman, "Decoupling Capacitors for Power Distribution Systems with Multiple Power Supply Voltages", Proceedings of the IEEE International SOC Conference, pp. 331-334, September 2004.
200. M. Popovich, E. G. Friedman, M. Sotman, A. Kolodny, and R. M. Secareanu, "Maximum Effective Distance of On-Chip Decoupling Capacitors in Power Distribution Grids", Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI, pp. 173-179, March 2006.
201. M. Ang, R. Salem, and A. Taylor, "An On-Chip Voltage Regulator Using Switched Decoupling Capacitors", Proceedings of the IEEE International Solid-State Circuits Conference, pp. 438-439, February 2000.
202. D. Blaauw, R. Panda, and R. Chaudhry, "Design and Analysis of Power Distribution Networks", Design of High-Performance Microprocessor Circuits, Chandrakasan, Bowhill, and Fox, (Eds.), Chapter 24, pp. 499-522, IEEE Press, New York, 2001.
203. A. Dalal, L. Lev, and S. Mitra, "Design of an Efficient Power Distribution Network for the UltraSPARC-I Microprocessor", Proceedings of the IEEE International Conference on Computer Design, pp. 118-123, October 1995.
204. M. K. Gowan, L. L. Biro, and D. Jackson, "Power Considerations in the Design of the Alpha 21264 Microprocessor", Proceedings of the IEEE/ACM Design Automation Conference, pp. 726-731, June 1998.
205. L. Cao and J. P. Krusius, "A New Power Distribution Strategy for Area Array Bonded ICs and Packages of Future Deep Sub-Micron ULSI", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 915-920, June 1999.
206. A. V. Mezhiba and E. G. Friedman, "Scaling Trends of On-Chip Power Distribution Noise", Proceedings of the ACM International Workshop on System Level Interconnect Prediction, pp. 47-53, April 2002.
207. A. V. Mezhiba and E. G. Friedman, "Scaling Trends of On-Chip Power Distribution Noise", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 4, pp. 386-394, April 2004.
208. D. A. Priore, "Inductance on Silicon for Sub-Micron CMOS VLSI", Proceedings of the IEEE Symposium on VLSI Circuits, pp. 17-18, May 1993.
209. L.-R. Zheng and H. Tenhunen, "Effective Power and Ground Distribution Scheme for Deep Submicron High Speed VLSI Circuits", Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. I, pp. 537-540, May 1999.
210. B. J. Benschneider et al., "A 1 GHz Alpha Microprocessor", Proceedings of the IEEE International Solid-State Circuits Conference, pp. 86-87, February 2000.
211. A. Dharchoudhury et al., "Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", Proceedings of the IEEE/ACM Design Automation Conference, pp. 738-743, June 1998.
212. R. M. Averill III et al., "Chip Integration Methodology for the IBM S/390 G5 and G6 Custom Microprocessors", IBM Journal of Research and Development, Vol. 43, No. 5/6, pp. 681-706, September/November 1999.
213. Y.-L. Li, T.-G. Yew, C.-Y. Chung, and D. G. Figueroa, "Design and Performance Evaluation of Microprocessor Packaging Capacitors Using Integrated Capacitor-Via-Plane Model", IEEE Transactions on Advanced Packaging, Vol. 23, No. 3, pp. 361-367, August 2000.
214. S. H. Hashemi, P. A. Sandborn, D. Disko, and R. Evans, "The Close Attached Capacitor: A Solution to Switching Noise Problems", IEEE Transactions on Advanced Packaging, Vol. 15, No. 6, pp. 1056-1063, December 1992.
215. B. Gieseke et al., "A 600MHz Superscalar RISC Microprocessor with Out-of-Order Execution", Proceedings of the IEEE International Solid-State Circuits Conference, pp. 176-177, February 1997.
216. S. H. Hall, G. W. Hall, and J. A. McCall, High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices, John Wiley & Sons, Inc., New York, 2000.
217. A. Jain et al., "A 1.2 GHz Alpha Microprocessor with 44.8 GB/s Chip Pin Bandwidth", Proceedings of the IEEE International Solid-State Circuits Conference, pp. 240-241, February 2001.
218. R. Heald et al., "Implementation of a 3rd Generation SPARC V9 64b Microprocessor", Proceedings of the IEEE International Solid-State Circuits Conference, pp. 412-413, February 2000.
219. J. D. Warnock et al., "The Circuit and Physical Design of the POWER4 Microprocessor", IBM Journal of Research and Development, Vol. 46, No. 1, pp. 27-51, January 2002.
220. L. A. Arledge Jr. and W. T. Lynch, "Scaling and Performance Implications for Power Supply and Other Signal Routing Constraints Imposed by I/O Limitations", Proceedings of the IEEE Symposium on IC/Package Design Integration, pp. 45-50, February 1998.
221. W. T. Lynch and L. A. Arledge Jr., "Power Supply Distribution and Other Wiring Issues for Deep-Submicron ICs", Proceedings of the Material Research Society Symposia, Vol. 514, pp. 11-27, April 1998.
222. L. Zu et al., "Improving Microprocessor Performance with Flip Chip Package Design", Proceedings of the IEEE Symposium on IC/Package Design Integration, pp. 82-87, February 1998.
223. S. Lipa, J. T. Schaffer, A. W. Glaser, and P. D. Franzon, "Flip-Chip Power Distribution", Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 39-41, October 1998.
224. P. D. Franzon, J. T. Schaffer, S. Lipa, and A. W. Glaser, "Issues in Chip-Package Codesign with MCM-D/Flip-Chip Technology", Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 88-92, October 1998.
225. A. Sarangi, G. Ji, T. Arabi, and G. F. Taylor, "Design and Performance Evaluation of Pentium III Microprocessor Packaging", Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 291-294, October 2001.
226. R. Mahajan et al., "High Performance Package Design for a 1 GHz Microprocessor", Intel Technology Journal, Vol. 6, No. 2, pp. 62-75, May 2002.
227. T. Kawahara, "SuperCSPTM", IEEE Transactions on Advanced Packaging, Vol. 23, No. 2, pp. 215-219, May 2000.
228. S. N. Towle et al., "Bumpless Build-Up Layer Packaging", Proceedings of ASME International Mechanical Engineering Congress and Exposition, November 2001.
229. A. Hasan et al., "High Performance Package Design for a 1 GHz Microprocessor", IEEE Transactions on Advanced Packaging, Vol. 24, No. 4, pp. 470-476, November 2001.
230. H. Xie et al., "Modeling and Measurement of the Alpha 21364 Package", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 583-589, June 2002.
231. P. Saxena and S. Gupta, "Shield Count Minimization in Congested Regions", Proceedings of the ACM International Symposium on Physical Design, pp. 78-83, April 2002.
232. H. Su, J. Hu, S. S. Sapatnekar, and S. R. Nassif, "Congestion-Driven Codesign of Power and Signal Networks", Proceedings of the IEEE/ACM Design Automation Conference, pp. 64-69, June 2002.
233. P. Saxena and S. Gupta, "On Integrating Power and Signal Routing for Shield Count Minimization in Congested Regions", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 4, pp. 437-445, April 2003.
234. P. Restle, A. Ruehli, and S. G. Walker, "Dealing with Inductance in High-Speed Chip Design", Proceedings of the IEEE/ACM Design Automation Conference, pp. 904-909, June 1999.
235. P. J. Restle, A. E. Ruehli, and S. G. Walker, "Multi-GHz Interconnect Effects in Microprocessors", Proceedings of the ACM International Symposium on Physical Design, pp. 93-97, April 2001.
236. R. R. Troutman, Latch-Up in CMOS Technology: The Problem and Its Cure, Kluwer Academic Publishers, Boston, 1986.
237. R. M. Secareanu et al., "Placement of Substrate Contacts to Minimize Substrate Noise in Mixed-Signal Integrated Circuits", Analog Integrated Circuits and Signal Processing, Vol. 28, No. 3, pp. 253-264, September 2001.
238. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley Publishing Company, Boston, 1992.
239. H. H. Chen and D. D. Ling, "Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design", Proceedings of the IEEE/ACM Design Automation Conference, pp. 638-643, June 1997.
240. M. Horowitz and R. W. Dutton, "Resistance Extraction from Mask Layout Data", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 2, No. 3, pp. 145-150, July 1983.
241. L. Ladage and R. Leupers, "Resistance Extraction Using a Routing Algorithm", Proceedings of the IEEE/ACM Design Automation Conference, pp. 38-42, June 1993.
242. H. H. Chen and S. E. Schuster, "On-Chip Decoupling Capacitor Optimization for High-Performance VLSI Design", Proceedings of the IEEE International Symposium on VLSI Technology, Systems, and Applications, pp. 99-103, May 1995.
243. E. Macii, M. Pedram, and F. Somenzi, "High-Level Power Modeling, Estimation, and Optimization", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 11, pp. 1061-1079, November 1998.
244. D. Brooks, T. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Analysis and Optimization", Proceedings of the ACM International Symposium on Computer Architecture, pp. 83-94, June 2000.
245. F. N. Najm, "A Survey of Power Estimation Techniques in VLSI Circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 4, pp. 446-455, December 1994.
246. H. Kriplani, F. N. Najm, and I. N. Hajj, "Pattern Independent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algorithms, Signal Correlations, and Their Resolution", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 8, pp. 998-1012, August 1995.
247. S. Bobba and I. N. Hajj, "Estimation of Maximum Current Envelope for Power Bus Analysis and Design", Proceedings of the ACM International Symposium on Physical Design, pp. 141-146, April 1998.
248. S. Bobba and I. N. Hajj, "Maximum Voltage Variation in the Power Distribution Network of VLSI Circuits with RLC Models", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 376-381, August 2001.
249. G. Bai and I. N. Hajj, "Simultaneous Switching Noise and Resonance Analysis of On-Chip Power Distribution Network", Proceedings of the IEEE International Symposium on Quality Electronic Design, pp. 163-168, March 2002.
250. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods, McGraw-Hill, Inc., New York, 1994.
251. G. Golub and C. Van Loan, Matrix Computations, Johns Hopkins University Press, Baltimore, 1989.
252. L.-R. Zheng and H. Tenhunen, "Design and Analysis of Power Integrity in Deep Submicron System-on-Chip Circuits", Analog Integrated Circuits and Signal Processing, Vol. 30, No. 1, pp. 15-29, January 2002.
253. L.-R. Zheng, Design, Analysis, and Integration of Mixed-Signal Systems for Signal and Power Integrity, Ph. D. Thesis, Royal Institute of Technology, Stockholm, Sweden, 2001.
254. M. Zhao, R. V. Panda, S. S. Sapatnekar, and D. Blaauw, "Hierarchical Analysis of Power Distribution Networks", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 2, pp. 159-168, February 2002.
255. S. R. Nassif and J. Kozhaya, "Multi-Grid Methods for Power Grid Simulation", Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. V, pp. 457-460, May 2000.
256. S. R. Nassif and J. Kozhaya, "Fast Power Grid Simulation", Proceedings of the IEEE/ACM Design Automation Conference, pp. 156-161, June 2000.
257. J. N. Kozhaya, S. R. Nassif, and F. N. Najm, "A Multigrid-like Technique for Power Grid Analysis", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 10, pp. 1148-1160, October 2002.
258. H. Su, K. H. Gala, and S. S. Sapatnekar, "Fast Analysis and Optimization of Power/Ground Networks", Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 477-480, November 2000.
259. A. Odabasioglu, M. Celik, and L. T. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 8, pp. 645-654, August 1998.
260. S. Zhao, K. Roy, and C.-K. Koh, "Estimation of Inductive and Resistive Switching Noise on Power Supply Network in Deep Submicron CMOS Circuits", Proceedings of the IEEE International Conference on Computer Design, pp. 65-72, October 2000.
261. S. Zhao, K. Roy, and C.-K. Koh, "Frequency Domain Analysis of Switching Noise on Power Supply Network", Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 487-492, November 2000.
262. L. Smith, "Decoupling Capacitor Calculations for CMOS Circuits", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 101-105, November 1994.
263. M. D. Pant, P. Pant, and D. S. Wills, "On-Chip Decoupling Capacitor Optimization Using Architectural Level Current Signature Prediction", Proceedings of the IEEE International ASIC/SOC Conference, pp. 288-292, September 2000.
264. M. D. Pant, P. Pant, and D. S. Wills, "On-Chip Decoupling Capacitor Optimization Using Architectural Level Prediction", Proceedings of the IEEE Midwest Symposium on Circuit and Systems, pp. 772-775, August 2000.
265. M. D. Pant, P. Pant, and D. S. Wills, "On-Chip Decoupling Capacitor Optimization Using Architectural Level Prediction", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 3, pp. 319-326, June 2002.
266. S. Zhao, K. Roy, and C.-K. Koh, "Decoupling Capacitance Allocation for Power Supply Noise Suppression", Proceedings of the ACM International Symposium on Physical Design, pp. 66-71, April 2001.
267. S. Zhao, K. Roy, and C.-K. Koh, "Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement", Proceedings of the IEEE International Conference on VLSI Design, pp. 489-495, January 2002.
268. S. Zhao, K. Roy, and C.-K. Koh, "Decoupling Capacitance Allocation and Its Application to Power-Supply Noise-Aware Floorplanning", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 1, pp. 81-92, January 2002.
269. A. R. Conn, R. A. Haring, and C. Visweswariah, "Noise Considerations in Circuit Optimization", Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 220-227, November 1998.
270. C. Viswesvariah, R. A. Haring, and A. R. Conn, "Noise Considerations in Circuits Optimization", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 6, pp. 679-690, June 2000.
271. H. Su, S. S. Sapatnekar, and S. R. Nassif, "An Algorithm for Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layouts", Proceedings of the ACM International Symposium on Physical Design, pp. 68-73, April 2002.
272. H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layout Designs", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 4, pp. 428-436, April 2003.
273. D. Edelstein et al., "Full Copper Wiring in a Sub-0.25 ìm CMOS ULSI Technology", Proceedings of the IEEE International Electron Device Meeting, pp. 773-776, December 1997.
274. S. Venkatesan et al., "A High Performance 1.8 V 0.20 ìm CMOS Technology with Copper Metalization", Proceedings of the IEEE International Electron Device Meeting, pp. 769-772, December 1997.
275. International Technology Roadmap for Semiconductors, 2000 Update, Semiconductor Industry Association, http://public.itrs.net, 2000.
276. A. V. Mezhiba and E. G. Friedman, "Inductance/Area/Resistance Tradeoffs in High Performance Power Distribution Grids", Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. I, pp. 101-104, May 2002.
277. A. V. Mezhiba and E. G. Friedman, "Variation of Inductance with Frequency in High Performance Power Distribution Grids", Proceedings of the IEEE International ASIC/SOC Conference, pp. 421-425, September 2002.
278. A. V. Mezhiba and E. G. Friedman, "Frequency Characteristics of High Speed Power Distribution Grids", Analog Integrated Circuits and Signal Processing, Vol. 35, No. 2/3, pp. 207-214, May/June 2003.
279. International Technology Roadmap for Semiconductors, 2006 Update, Semiconductor Industry Association, http://public.itrs.net, 2006.
280. R. H. Dennard et al., "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions", IEEE Journal of Solid-State Circuits, Vol. SC-33, No. 5, pp. 256-268, October 1974.
281. K. C. Saraswat and E. Mohammadi, "Effect of Scaling of Interconnections on the Time Delay of VLSI Circuits", IEEE Transactions on Electron Devices, Vol. ED-29, No. 4, pp. 645-650, April 1982.
282. W. S. Song and L. A. Glasser, "Power Distribution Techniques for VLSI Circuits", IEEE Journal of Solid-State Circuits, Vol. SC-21, No. 1, pp. 150-156, February 1986.
283. P. Larsson, "di/dt Noise in CMOS Integrated Circuits", Analog Integrated Circuits and Signal Processing, Vol. 14, No. 1/2, pp. 113-129, September 1997.
284. G. A. Katopis, "Delta-I Noise Specification for a High-Performance Computing Machine", Proceedings of the IEEE, Vol. 73, No. 9, pp. 1405-1415, September 1985.
285. B. D. McCredie and W. D. Becker, "Modeling, Measurement, and Simulation of Simultaneous Switching Noise", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 19, No. 3, pp. 461-472, August 1996.
286. S. R. Nassif and O. Fakhouri, "Technology Trends in Power-Grid-Induced Noise", Proceedings of the ACM International Workshop on System Level Interconnect Prediction, pp. 55-59, April 2002.
287. International Technology Roadmap for Semiconductors, 1999 Edition, Semiconductor Industry Association, http://public.itrs.net, 1999.
288. International Technology Roadmap for Semiconductors, 1997 Edition, Semiconductor Industry Association, http://public.itrs.net, 1997.
289. International Technology Roadmap for Semiconductors, 1998 Update, Semiconductor Industry Association, http://public.itrs.net, 1998.
290. D. Sylvester and H. Kaul, "Future Performance Challenges in Nanometer Design", Proceedings of the IEEE/ACM Design Automation Conference, pp. 3-8, June 2001.
291. A. V. Mezhiba and E. G. Friedman, "Electrical Characteristics of Multi-Layer Power Distribution Grids", Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 5, pp. 473-476, May 2003.
292. A. Deutsch et al., "The Importance of Inductance and Inductive Coupling for On-Chip Wiring", Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 53-56, October 1997.
293. A. Chandrakasan and R. W. Brodersen, Low-Power CMOS Design, Wiley-IEEE Press, New York, New York, 1998.
294. C. Piguet, Low-Power Processors and Systems on Chips, CRC Press, Boca Raton, Florida, 2005.
295. A. Chandrakasan, M. Potkonjak, J. Rabaey, and R. W. Brodersen, "HYPERLP: A System for Power Minimization Using Architectural Transformations", Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 300-303, November 1992.
296. A. P. Chandrakasan et al., "Optimizing Power Using Transformations", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 1, pp. 12-31, January 1995.
297. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-Power CMOS Digital Design", IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, pp. 473-484, April 1992.
298. S. Mutoh et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS", IEEE Journal of Solid-State Circuits, Vol. 30, No. 8, pp. 847-854, August 1995.
299. V. Kursun and E. G. Friedman, Multi-Voltage CMOS Circuit Design, John Wiley & Sons, Inc., New York, New York, 2006.
300. T. Kuroda et al., "A High-Speed Low-Power 0.3 ìm CMOS Gate Array with Variable Threshold Voltage (VT) Scheme", Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 53-56, May 1996.
301. V. Kursun and E. G. Friedman, "Domino Logic with Variable Threshold Keeper", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, No. 6, pp. 1080-1093, December 2003.
302. V. Kursun and E. G. Friedman, "Sleep Switch Dual Threshold Voltage Domino Logic with Reduced Standby Leakage Current", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 5, pp. 485-496, May 2004.
303. K. Usami, T. Ishikawa, M. Kanazawa, and H. Kotani, "Low-Power Design Technique for ASIC's by Partially Reducing Supply Voltage", Proceedings of the IEEE International ASIC Conference, pp. 301-304, September 1996.
304. D. Marculescu, "Power Efficient Processors Using Multiple Supply Voltages", Proceedings of Workshop on Compilers and Operating Systems for Low Power, October 2000.
305. J.-M. Chang and M. Pedram, "Energy Minimization Using Multiple Supply Voltages", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 157-162, August 1996.
306. J.-M. Chang and M. Pedram, "Energy Minimization Using Multiple Supply Voltages", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 4, pp. 436-443, December 1997.
307. R. I. Bahar et al., "An Application of ADD-Based Timing Analysis to Combinational Low Power Re-synthesis", Proceedings of the ACM/IEEE International Workshop on Low Power Design, pp. 39-44, April 1994.
308. V. Kursun, R. M. Secareanu, and E. G. Friedman, "CMOS Voltage Interface Circuit for Low Power Systems", Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 3667-3670, May 2002.
309. K. Usami et al., "Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor", IEEE Journal of Solid-State Circuits, Vol. 33, No. 3, pp. 463-472, March 1998.
310. K. Usami and M. Horowitz, "Clustered Voltage Scaling Technique for Low-Power Design", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 3-8, April 1995.
311. K. Usami et al., "Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor", Proceedings of the IEEE Custom Integrated Circuit Conference, pp. 131-134, May 1997.
312. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Low-Voltage-Swing Monolithic DC-DC Conversion", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 51, No. 5, pp. 241-248, May 2004.
313. V. Kursun, V. K. De, E. G. Friedman, and S. G. Narendra, "Monolithic Voltage Conversion in Low-Voltage CMOS Technologies", Microelectronics Journal, Vol. 36, No. 9, pp. 863-867, September 2005.
314. R. K. Krishnamurthy, A. Alvandpour, V. De, and S. Borkar, "High-Performance and Low-Power Challenges for Sub-70 nm Microprocessor Circuits", Proceedings of the IEEE Custom Integrated Circuit Conference, pp. 125-128, May 2002.
315. S. H. Kulkarni and D. Sylvester, "High Performance Level Conversion for Dual Vdd Design", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 9, pp. 926-936, September 2004.
316. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Analysis of Buck Converters for On-Chip Integration with a Dual Supply Voltage Microprocessor", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, No. 3, pp. 514-522, June 2003.
317. P. Hazucha et al., "A 233-MHz 80%-87% Efficient Four-Phase DC-DC Converter Utilizing Air-Core Inductors on Package", IEEE Journal of Solid-State Circuits, Vol. 40, No. 4, pp. 838-845, April 2005.
318. M. Igarashi et al., "A Low-Power Design Method Using Multiple Supply Voltages", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 36-41, August 1997.
319. J.-S. Wang, S.-J. Shieh, J.-C. Wang, and C.-W. Yeh, "Design of Standard Cells Used in Low-Power ASIC's Exploiting the Multiple-Supply-Voltage Scheme", Proceedings of the IEEE International ASIC Conference, pp. 119-123, September 1998.
320. M. Hamada, Y. Ootaguro, and T. Kuroda, "Utilizing Surplus Timing for Power Reduction", Proceedings of the IEEE Conference on Custom Integrated Circuits, pp. 89-92, May 2001.
321. T. Sakurai and A. R. Newton, "Alpha-Power Law MOSFET Model and Its Application to CMOS Inverter Delay and Other Formulas", IEEE Journal of Solid-State Circuits, Vol. 25, No. 2, pp. 584-594, April 1990.
322. W. Hung et al., "Total Power Optimization through Simultaneously Multiple-Vdd Multiple-VTH Assignment and Device Sizing with Stack Forcing", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 144-149, August 2004.
323. S. K. Mathew et al., "A 4-GHz 300-mW 64-bit Integer Execution ALU with Dual Supply Voltages in 90-nm CMOS", IEEE Journal of Solid-State Circuits, Vol. 40, No. 1, pp. 44-51, January 2005.
324. D. Nguyen et al., "Minimization of Dynamic and Static Power Through Joint Assignment of Threshold Voltages and Sizing Optimization", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 158-163, August 2003.
325. M. Takahashi et al., "A 60-mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme", IEEE Journal of Solid-State Circuits, Vol. 33, No. 11, pp. 1772-1780, November 1998.
326. K. Zhang et al., "A 3-GHz 70-Mb SRAM in 65-nm CMOS Technology With Integrated Column-Based Dynamic Power Supply", IEEE Journal of Solid-State Circuits, Vol. 41, No. 1, pp. 146-151, January 2006.
327. S. Raje and M. Sarrafzadeh, "Variable Voltage Scheduling", Proceedings of the ACM International Symposium on Low Power Design, pp. 9-14, April 1995.
328. A. V. Mezhiba and E. G. Friedman, "Impedance Characteristics of Power Distribution Grids in Nanoscale Integrated Circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 11, pp. 1148-1155, November 2004.
329. M. Popovich, E. G. Friedman, M. Sotman, and A. Kolodny, "On-Chip Power Distribution Grids with Multiple Supply Voltages for High Performance Integrated Circuits", Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI, pp. 2-7, April 2005.
330. J. Mermet and W. Nebel, Low Power Design in Deep Submicron Electronics, Kluwer Academic Publishers, Norwell, Massachusetts, 1997.
331. A. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, New York, New York, 2000.
332. L. D. Smith, "Packaging and Power Distribution Design Considerations for a Sun Microsystems Desktop Workstation", Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, pp. 19-22, October 1997.
333. M. Popovich and E. G. Friedman, "Noise Coupling in Multi-Voltage Power Distribution Systems with Decoupling Capacitors", Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 620-623, May 2005.
334. M. Popovich and E. G. Friedman, "Noise Aware Decoupling Capacitors for Multi-Voltage Power Distribution Systems", Proceedings of the ACM/IEEE International Symposium on Quality Electronic Design, pp. 334-339, March 2005.
335. C. R. Paul, Analysis of Linear Circuits, McGraw-Hill, New York, New York, 1989.
336. R. Senthinathan and J. L. Prince, "Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices", IEEE Journal of Solid-State Circuits, Vol. 26, No. 11, pp. 1724-1728, November 1991.
337. A. Vaidyanath, B. Thoroddsen, and J. L. Prince, "Effect of CMOS Driver Loading Conditions on Simultaneous Switching Noise", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 17, No. 4, pp. 480-485, November 1994.
338. S. R. Vemuru, "Accurate Simultaneous Switching Noise Estimation Including Velocity-Saturation Effects", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 19, No. 2, pp. 344-349, May 1996.
339. S.-J. Jou, W.-C. Cheng, and Y.-T. Lin, "Simultaneous Switching Noise Analysis and Low-Bounce Buffer Design", IEE Proceedings on Circuits, Devices, and Systems, Vol. 148, No. 6, pp. 303-311, December 2001.
340. H.-R. Cha and O.-K. Kwon, "A New Analytic Model of Simultaneous Switching Noise in CMOS Systems", Proceedings of the IEEE Electronic Components and Technology Conference, pp. 615-621, May 1998.
341. S. R. Vemuru, "Effects of Simultaneous Switching Noise on the Tapered Buffer Design", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pp. 290-300, September 1997.
342. P. Heydari and M. Pedram, "Ground Bounce in Digital VLSI Circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, No. 2, pp. 180-193, April 2003.
343. T. J. Gabara, "Ground Bounce and Reduction Techniques", Proceedings of the IEEE ASIC Conference, pp. 13.-2.1-13.-2.2, September 1991.
344. A. Vittal, H. Ha, F. Brewer, and M. Marek-Sadowska, "Clock Skew Optimization for Ground Bounce Control", Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 395-399, November 1996.
345. M. D. Pant, P. Pant, D. S. Wills, and V. Tiwari, "An Architectural Solution for the Inductive Noise Problem due to Clock-Gating", Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 255-257, August 1999.
346. J. Oh and M. Pedram, "Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce", Proceedings of the ACM/IEEE Design Automation Conference, pp. 287-290, June 1998.
347. H. Chen, "Minimizing Chip-Level Simultaneous Switching Noise for High-Performance Microprocessor Design", Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 544-547, May 1996.
348. A. Zenteno, V. H. Champac, M. Renovell, and F. Azais, "Analysis and Attenuation Proposal in Ground Bounce", Proceedings of the IEEE Asian Test Symposium, pp. 460-463, November 2004.
349. M. Badaroglu et al., "Digital Ground Bounce Reduction by Supply Current Shaping and Clock Frequency Modulation", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 1, pp. 65-76, January 2005.
350. F. Moll and M. Roca, Interconnect Noise in VLSI Circuits, Kluwer Academic Publishers, Norwell, Massachusetts, 2003.
351. M. E. Van Valkenburg, Network Analysis, Prentice Hall, Upper Saddle River, New Jersey, 1974.
352. M. Takamiya and M. Mizuno, "A 6.7 fF/μm2 Bias-Independent Gate Capacitor (BIGCAP) with Digital CMOS Process and Its Application to the Loop Filter of a Differential PLL", IEEE Journal of Solid-State Circuits, Vol. 40, No. 3, pp. 719-725, March 2005.
353. D. Lee, D. Blaauw, and D. Sylvester, "Gate Oxide Leakage Current Analysis and Reduction for VLSI Circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Circuits, Vol. 12, No. 2, pp. 155-166, February 2004.
354. M. Anis and Y. Massoud, "Power Design Challenges in Deep-Submicron Technology", Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, pp. 1510-1513, December 2003.
355. D. Deleganes, J. Douglas, B. Kommandur, and M. Patyra, "Designing a 3 GHz, 130 nm, Intel Pentium 4 Processor", Proceedings of the IEEE Symposium on VLSI Circuits, pp. 130-133, June 2002.
356. R. McGowen et al., "Power and Temperature Control on a 90-nm Itanium Family Processor", IEEE Journal of Solid-State Circuits, Vol. 41, No. 1, pp. 229-237, January 2006.
357. S. Naffziger et al., "The Implementation of a 2-Core, Multi-Threaded Itanium Family Processor", IEEE Journal of Solid-State Circuits, Vol. 41, No. 1, pp. 197-209, January 2006.
358. T. Hubing, "Effective Strategies for Choosing and Locating Printed Circuit Board Decoupling Capacitors", Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, pp. 632-637, August 2005.
359. Mathematica 5.2, Wolfram Research, Inc.
360. M. P. Goetz, "Time and Frequency Domain Analysis of Integral Decoupling Capacitors", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 19, No. 3, pp. 518-522, August 1996.
361. T. Murayama, K. Ogawa, and H. Yamaguchi, "Estimation of Peak Current Trough CMOS VLSI Circuit Supply Lines", Proceedings of the ACM Asia and South Pacific Design Automation Conference, pp. 295-298, January 1999.
362. W. K. Henson et al., "Analysis of Leakage Currents and Impact on Off-State Power Consumption for CMOS Technology in the 100-nm Regime", IEEE Transactions on Electron Devices, Vol. 47, No. 7, pp. 1393-1400, July 2000.
363. Y. Taur, "CMOS Design Near the Limit of Scaling", IBM Journal of Research and Development, Vol. 46, No. 2/3, pp. 213-221, March/May 2002.