Fractal Capacitors

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 12, 1998, Pages 2035-2041

  Samavati, Hirad ^a,b,f,g,h   Hajimiri, Ali ^{b,c,f,i,j,k,l}   Shahani, Arvin R ^b,m,n   Nasserbakht, Gitty N ^{b,d,e,i,o,p,q}   Lee, Thomas H ^a,b,r,s,t  

^a IEEE   (United States)

^b STANFORD UNIVERSITY   (United States)

^c CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^d TEXAS INSTRUMENTS   (United States)

^e RF Communications   (United States)

^f SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

^g MAXIM INTEGRATED PRODUCTS   (United States)

^h IBM   (United States)

ⁱ Sun Microsystems ^*  (United States)

^j SUN MICROSYSTEMS   (United States)

^k NOKIA RESEARCH CENTER   (United States)

^l California Institute of Technology   (United States)

^m MAXTOR CORPORATION   (United States)

ⁿ IBM T J WATSON RESEARCH CENTER   (United States)

^o UNIVERSITY OF CALIFORNIA   (United States)

^p ADVANCED MICRO DEVICES   (United States)

^q Technical Program Committee

^r MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^s ANALOG DEVICES INC   (United States)

^t RAMBUS INC   (United States)

more..

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTATIONAL GEOMETRY; COMPUTER AIDED DESIGN; ELECTRIC FIELDS; INTEGRATED CIRCUIT LAYOUT;

CUSTOM FRACTAL LAYOUT; FRACTAL CAPACITOR;

CAPACITORS;

EID: 0032316465     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.735545     Document Type: Article

References (8)

1. J. N. Burghartz, M. Soyeur, K. A. Jenkins, M. Kies, M. Dolan, K. J. Stein, J. Malinowski, and D. L. Harame, "Integrated RF components in a SiGe bipolar technology," IEEE J. Solid-State Circuits, vol. 32, pp. 1440-1445, Sept. 1997.
2. O. E. Akcasu, "High capacitance structures in a semiconductor device," U.S. Patent 5 208 725, May 1993.
3. M. Bohr, "Interconnect scaling - The real limiter to high performance ULSI," in Int. Electron Devices Meeting Tech. Dig., 1995, pp. 241-244.
4. M. Bohr, S. S. Ahmed, S. U. Ahmed, M. Bost, T. Ghani, J. Greason, R. Hainsey, C. Jan, P. Packan, S. Sivakumar, S. Thompson, J. Tsai, and S. Yang, "A high performance 0.25 μm logic technology optimized for 1.8 V operation," in Int. Electron Devices Meeting Tech. Dig., 1996, pp. 847-850.
5. S. Venkatesan, A. V. Gelatos, V. Misra, B. Smith, R. Islam, J. Cope, B. Wilson, D. Tuttle, R. Cardwell, S. Anderson, M. Angyal, R. Bajaj, C. Capasso, P. Crabtree, S. Das, J. Farkas, S. Filipiak, B. Fiordalice, M. Freeman, P. V. Gilbert, M. Herrick, A. Jain, H. Kawasaki, C. King, J. Klein, T. Lii, K. Reid, T. Saaranen, C. Simpson, T. Sparks, P. Tsui, R. Venkatraman, D. Watts, E. J. Witzman, R. Woodruff, I. Yang, N> Bhat, G. Hamilton, and Y. Yu, "A high performance 1.8 V, 0.20 μm CMOS technology with copper metallization," Int. Electron Devices Meeting Tech. Dig., 1997, pp. 769-772.
6. B. B. Mandelbrot, The Fractal Geometry of Nature. New York: Freeman, 1983.
7. E. Pettenpaul, H. Kapusta, A. Weisgerber, H. Mampe, J. Luginsland, and I. Wolff, "Models of lumped elements on GsAs up to 18 GHz," IEEE Trans. Microwave Theory Tech., vol. 36, pp. 294-304, Feb. 1988.
8. Ansoft Corp., Maxwell 3D Parameter Extractor, 1997.