Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 1, 2002, Pages 81-92

  Zhao, Shiyou ^b,c   Roy, Kaushik ^a,b   Koh, Cheng Kok ^a,b  

^a IEEE

^b PURDUE UNIVERSITY   (United States)

^c MICRON TECHNOLOGY INC   (United States)

Author keywords

Decoupling capacitance; Floorplan; Power supply noise

Indexed keywords

ALGORITHMS; CAPACITANCE; ITERATIVE METHODS; SPURIOUS SIGNAL NOISE; VLSI CIRCUITS;

POWER SUPPLY NOISE;

POWER SUPPLY CIRCUITS;

EID: 0036179950     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.974140     Document Type: Article

References (26)

1. Power supply noise analysis methodology for deep-submicron VLSI chip design
2. Estimation of inductive and resistive switching noise on power supply network in deep sub-micron CMOS circuits
3. Hierarchical analysis of power distribution networks
4. Multi-pad power/ground network design for uniform distribution of ground bounce
5. Fast analysis and optimization of power/ground networks
6. Extended krylov subspace method for reduced order analysis of linear circuits with multiple sources
7. Topology optimization techniques for power/ground networks in VLSI
8. Automatic sizing of power/ground networks in VLSI
9. An on-chip voltage regulator using switched decoupling capacitors
10. Decoupling capacitor calculations for CMOS circuits
11. Simulation and optimization of the power distribution network in VLSI circuits
12. Thermal placement for high performance multiple-chip modules
13. Cell-level placement for improving substrate thermal distribution
14. Substrate-aware mixed-signal macrocell placement in WRIGHT
15. Incremental physical design
16. Graphics in floorplan design
17. A new algorithm for floorplan design
18. VLSi module placement based on rectangle-packing by the sequence pair
19. Module placement on BSG-structure and IC layout applications
20. An O-tree representation of nonslicing floorplans and its applications
21. B*-trees: A new representation for nonslicing floorplans
22. Fast evaluation of sequence pair in block placement by longest common subsequence computation
23. Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis
24. Fast power grid simulation