Properties of on-chip inductive current loops

GLSVLSI 2002 - Proceedings of the 12th ACM Great Lakes Symposium on VLSI

Volumn , Issue , 2002, Pages 12-17

  Mezhiba, Andrey V ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

Inductance; Inductive coupling; Loop inductance

Indexed keywords

ELECTROMAGNETIC COUPLING; ELECTROMAGNETIC INDUCTION; INDUCTANCE; VLSI CIRCUITS;

CIRCUIT DIMENSIONS; INDUCTANCE EXTRACTION; INDUCTIVE COUPLINGS; INDUCTIVE CURRENT; LOOP INDUCTANCE; NON-LINEAR VARIATION; PARALLEL CURRENTS; RETURN CURRENT PATHS;

ELECTRIC NETWORK ANALYSIS;

EID: 0013459152     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505306.505310     Document Type: Conference Paper

References (12)

1. Y. I. Ismail and E. G. Friedman, On-Chip Inductance in High Speed Integrated Circuits, Kluwer Academic Publishers, Norwell, Massachusetts, 2001.
2. E. B. Rosa, "The Self and Mutual Inductance of Linear Conductors," Bulletin of the National Bureau of Standards, Technical paper reprint number 80, Vol. 4, No. 2, pp. 301-344, Government Printing Office, Washington, January, 1908.
3. E. B. Rosa and L. Cohen, "Formulæ and Tables for the Calculation of Mutual and Self-Inductance," Bulletin of the National Bureau of Standards, Technical paper reprint number 93, Vol. 5, No. 1, pp. 1-132, Government Printing Office, Washington, August, 1908.
4. E. B. Rosa and F. W. Grover, "Formulæ and Tables for the Calculation of Mutual and Self-Inductance," Bulletin of the National Bureau of Standards, Technical paper reprint number 169, Vol. 8, No. 1, pp. 1-237, Government Printing Office,Washington, August, 1912.
5. F. W. Grover, Inductance Calculations: Working Formulas and Tables, D. Van Nostrand Company, Inc., New York, 1946.
6. A. E. Ruehli, "Inductance Calculations in a Complex Integrated Circuit Environment," IBM Journal of Research and Development, Vol. 16, No. 5, pp. 470-481, September, 1972.
7. M. Kamon and M. J. Tsuk and J. White, "FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program," IEEE Transactions on Microwave Theory and Techniques, Vol. 42, No. 9, pp. 1750-1758, September, 1994.
8. D. Edelstein et al., "Full Copper Wiring in a Sub-0.25 μm CMOS ULSI Technology," Proceedings of the IEEE International Electron Device Meeting, pp. 773-776, December, 1997.
9. S. Venkatesan et al., "A High Performance 1.8 V 0.20 μm CMOS Technology with Copper Metalization," Proceedings of the IEEE International Electron Device Meeting, pp. 769-772, December, 1997.
10. Semiconductor Industry Association, "International Technology Roadmap for Semiconductors, 2001 Update," http://public.itrs.net, 2001.
11. A. V. Mezhiba and E. G. Friedman, "Inductive Characteristics of Power Distribution Grids in High Speed Integrated Circuits," Proceedings of the IEEE International Symposium on Quality Electronic Design, March, 2002.
12. J. M. Maxwell, A Treatise on Electricity and Magnetism, Vol. 2, Part IV, Chapter XIII, The Clarendon Press, Oxford, United Kingdom, 1881.