Estimation of transient voltage fluctuations in the CMOS-based power distribution networks

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 5, Issue , 2001, Pages 463-466

  Tang, Kevin T ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK ANALYSIS; POWER QUALITY; LOGIC GATES; VOLTAGE DISTRIBUTION MEASUREMENT;

ANALYTICAL EXPRESSIONS; CHARGE AND DISCHARGE; CMOS LOGIC GATES; DELAY UNCERTAINTIES; ESTIMATION OF TRANSIENTS; HIGH FREQUENCY HF; POWER DISTRIBUTION NETWORK; PROPAGATION DELAYS;

TRANSIENTS; ELECTRIC POWER DISTRIBUTION;

POWER DISTRIBUTION NETWORKS; PROPAGATION DELAY;

EID: 0035012557     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2001.922085     Document Type: Conference Paper

References (13)

1. Semiconductor Industry Association. "The National Technology Roadmap for Semiconductors, " 1997.
2. D. W. Dobberpuhl et al. "A 200-MHz 64-bit Dual-Issue CMOS Microprocessor." IEEE Journal of Solid-State Circuits. Vol. SC-27, No. II, pp. 1555-1565, November 1992.
3. W. J. Bowhill et al. "Circuit Implementation of a 300-MHz 64-bit Second-Generation CMOS Alpha CPU, " Digital Technical Journal. Vol. 7, No. 1, pp. 100-118. 1995.
4. D. W. Bailey and B. J. Benschneider, "Clocking Design and Analysis for a 600-MHz Alpha Microprocessor, " IEEE Journal of Solid-State Circuits. Vol. SC-33. No. 11, pp. 1627-1633. November 1998.
5. SRC, "SRC Physical Design Top Ten Problem, " Technical Report, SRC Physical Design Task Force, Semiconductor Research Corporation, November 1998.
6. SRC. "Design Sciences TAB: Physical Design Task Force Report." Technical Report, Semiconductor Research Corporation Physical Design Task Force. Semiconductor Research Corporation. April 1997.
7. Y.-M. Jiang and K.-T. Cheng, "Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices, " Proceedings of the IEEE/ACM Design Automation Confeivnce. pp. 760-765. June 1999.
8. W. S. Song and L. A. Glasser. "Power Distribution Techniques for VLSI Circuits." IEEE Journal of Solid-State Circuits, Vol. SC-21, No. 1, pp. 150-156. February 1986.
9. P. E. Gronowski et al., "High-Performance Microprocessor Design." IEEE Journal of Solid-State Ciivuits. Vol. SC-33. No. 5. pp. 676-686, May 1998.
10. K. T. Tang, On-Chip Interconnect Noise in High Performance CMOS Integrated Circuits. PhD Thesis, University of Rochester, July 2000.
11. E.G. Friedman. High Peiformance Clock Distribution Networks. Kluwer Academic Publishers, 1997.
12. T. Sakurai and A. R. Newton, "A Simple MOSFET Model for Circuit Analvsis, " IEEE Transactions on Electron Devices, Vol. ED-38. No. 4. pp. 887-894. April 1991.
13. N. Hedenstierna and K. O. Jeppson, "CMOS Circuits Speed and Buffer Optimization, " IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. CAD-6, No. 2, pp. 270-280, March 1987.