메뉴 건너뛰기




Volumn 21, Issue 10, 2002, Pages 1148-1160

A multigrid-like technique for power grid analysis

Author keywords

Coarse grid correction; Interpolation; Multigrid; Noise; Power grid; Prolongation; Relaxation; Restriction; Smoothness; Submicron; Voltage drops

Indexed keywords

COARSE GRID CORRECTION; GATE DELAY; MODIFIED NODAL ANALYSIS; MULTIGRID-LIKE TECHNIQUE; NOISE MARGIN; POWER GRID ANALYSIS; SOFTWARE PACKAGE SPICE; VOLTAGE DROP;

EID: 0036811946     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.802271     Document Type: Article
Times cited : (209)

References (16)
  • 1
    • 0031642709 scopus 로고    scopus 로고
    • Design and analysis of power distribution networks in powerpc™ microprocessors
    • A. Dharchoudhury et al., "Design and analysis of power distribution networks in powerpc™ microprocessors," in Proc. DAC, 1998.
    • Proc. DAC, 1998
    • Dharchoudhury, A.1
  • 2
    • 0032690819 scopus 로고    scopus 로고
    • A floorplan-based planning methodology for power and clock distribution in asics
    • S. O. Bae, J. S. Yim, and C. M. Kyung, "A floorplan-based planning methodology for power and clock distribution in asics." in Proc. DAC, 1999.
    • Proc. DAC, 1999
    • Bae, S.O.1    Yim, J.S.2    Kyung, C.M.3
  • 3
    • 0031619177 scopus 로고    scopus 로고
    • Full-chip verification methods for dsm power distribution systems
    • G. Steele et al., "Full-chip verification methods for dsm power distribution systems.," in Proc. DAC, 1998.
    • Proc. DAC, 1998
    • Steele, G.1
  • 5
    • 0033720566 scopus 로고    scopus 로고
    • Hierarchical analysis of power distribution networks
    • M. Zhao et al., "Hierarchical analysis of power distribution networks," in Proc. DAC, 2000.
    • Proc. DAC, 2000
    • Zhao, M.1
  • 6
    • 0032136312 scopus 로고    scopus 로고
    • Interconnect and circuit modeling techniques for full-chip power noise analysis
    • H. H. Chen and J. S. Neely, "Interconnect and circuit modeling techniques for full-chip power noise analysis," IEEE Trans. Components Packaging II, 1998.
    • (1998) IEEE Trans. Components Packaging II
    • Chen, H.H.1    Neely, J.S.2
  • 8
    • 0003915801 scopus 로고
    • SPICE2: A computer program to simulate semiconductor circuits
    • Ph.D. dissertation, Univ. California, Berkeley
    • L. W. Nagel, "SPICE2: A computer program to simulate semiconductor circuits," Ph.D. dissertation, Univ. California, Berkeley, 1975.
    • (1975)
    • Nagel, L.W.1
  • 14
    • 0011608692 scopus 로고    scopus 로고
    • Multi-level adaptive techniques (mlat). I. The multigrid method
    • Res. Rep. RC 6026
    • A. Brandt, "Multi-level adaptive techniques (mlat). I. The multigrid method," Res. Rep. RC 6026.
    • Brandt, A.1
  • 15
    • 0003404862 scopus 로고
    • Multigrid methods: Fundamental algorithms, model problem analysis and applications
    • W. Hackbusch and U. T. Köln-Porz, Eds.
    • K. Stüben and U. Trottenberg, "Multigrid methods: Fundamental algorithms, model problem analysis and applications," in Multigrid Methods Proc., W. Hackbusch and U. T. Köln-Porz, Ed., 1981, 1982.
    • (1981) Multigrid Methods Proc.
    • Stüben, K.1    Trottenberg, U.2
  • 16


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.