|
Volumn , Issue , 2000, Pages 1-557
|
Design of high-performance microprocessor circuits
a b c |
Author keywords
[No Author keywords available]
|
Indexed keywords
CACHE MEMORY;
CLOCKS;
CMOS INTEGRATED CIRCUITS;
CURRICULA;
DELAY CIRCUITS;
DIGITAL DEVICES;
DYNAMIC RANDOM ACCESS STORAGE;
ELECTRIC NETWORK ANALYSIS;
ENGINEERS;
FIGHTER AIRCRAFT;
INTEGRATED CIRCUIT DESIGN;
INTEGRATED CIRCUIT MANUFACTURE;
LOCKS (FASTENERS);
LOW POWER ELECTRONICS;
TECHNOLOGY TRANSFER;
TIMING CIRCUITS;
VLSI CIRCUITS;
ARCHITECTURAL CONSTRAINTS;
DEEP-SUBMICRON CMOS TECHNOLOGY;
DIGITAL CIRCUIT DESIGN;
HIGH-PERFORMANCE MICROPROCESSORS;
POWER DISTRIBUTIONS;
SIGNALING TECHNIQUES;
TESTABILITY DESIGNS;
TIMING VERIFICATION;
COMPUTER AIDED DESIGN;
|
EID: 85036612496
PISSN: None
EISSN: None
Source Type: Book
DOI: 10.1109/9780470544365 Document Type: Book |
Times cited : (163)
|
References (0)
|