Design and Analysis of Power Distribution Networks in PowerPCTM Microprocessors

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 738-743

  Dharchoudhury, Abhijit ^a   Panda, Rajendran ^a   Blaauw, David ^a   Vaidyanathan, Ravi ^a   Tutuianu, Bogdan ^b   Bearden, David ^b  

^a MOTOROLA INC   (United States)

^b Somerset Design Center   (United States)

Author keywords

Ir drop; Power distribution network; Powerpctm; Reliability

Indexed keywords

ELECTRIC NETWORK ANALYSIS; ELECTRIC POWER DISTRIBUTION; ELECTRIC POWER SYSTEMS; INTEGRATED CIRCUIT DESIGN; RELIABILITY; INTEGRATED CIRCUIT LAYOUT;

DESIGN AND ANALYSIS; IR DROP; POWER DISTRIBUTION NETWORK; POWER GRID ANALYSIS; POWER GRIDS; POWERPCTM;

ELECTRIC POWER TRANSMISSION NETWORKS; MICROPROCESSOR CHIPS;

POWER DISTRIBUTION NETWORK;

EID: 0031642709     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. Black, J.R. Electromigration failure modes in aluminum metallization for semiconductor devices. Proc. IEEE, pp. 1587-1594, Sept 1969.
2. S. Chowdhry et al. Estimation of maximum currents in MOSIC logic circuits. IEEE Trans. CAD, pp. 642-654, June 1990.
3. H. Kriplani et al. Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution. IEEE Trans. CAD, pp. 998-1012, Aug 1995.
4. A. Krstic et al. Vector generation for maximum instantaneous current through supply lines for CMOS circuits. Proc. 34th DAC, pp. 383-388, June 1997.
5. Power Mill User Guide, Synopsys Inc., 1997.
6. Rail Mill User Guide, Synopsys Inc., 1997.
7. Golub, G and Van Loan, C. Matrix Computations. The Johns Hopkins Univ. Press, 1989.