-
1
-
-
0002392110
-
-
New York: Chapman & Hall, eh. 3
-
R. R. Tummala, E. J. Rymaszewski, and A. G. Klopfenstein, Microelectronics Packaging Handbook, 2nd ed. New York: Chapman & Hall, 1997, pt. I, eh. 3.
-
(1997)
Microelectronics Packaging Handbook, 2nd Ed.
, Issue.1 PART
-
-
Tummala, R.R.1
Rymaszewski, E.J.2
Klopfenstein, A.G.3
-
3
-
-
0032288103
-
Contribution of resonance to ground bounce in lossy thin film
-
Oct.
-
S. Pannala, J. Bandyopadhyay, M. Swaminathan, M. Torres, E. Smith, X. Yuan, and G. Fitzgerald, "Contribution of resonance to ground bounce in lossy thin film," in Proc. 7th Topical Meeting Electrical Performance Electron. Packag., Oct. 1998, pp. 185-188.
-
(1998)
Proc. 7th Topical Meeting Electrical Performance Electron. Packag.
, pp. 185-188
-
-
Pannala, S.1
Bandyopadhyay, J.2
Swaminathan, M.3
Torres, M.4
Smith, E.5
Yuan, X.6
Fitzgerald, G.7
-
4
-
-
84866352303
-
Modeling of power/ground plane noise in high speed digital electronics packaging
-
Oct.
-
J. Fang, Y. Eiu, Y. Chen, Z. Wu, and A. Agrawal, "Modeling of power/ground plane noise in high speed digital electronics packaging," in Proc. IEEE 2nd Topical Meeting Electrical Performance Electron. Packag., Oct. 1993, pp. 206-208.
-
(1993)
Proc. IEEE 2nd Topical Meeting Electrical Performance Electron. Packag.
, pp. 206-208
-
-
Fang, J.1
Eiu, Y.2
Chen, Y.3
Wu, Z.4
Agrawal, A.5
-
6
-
-
0029288362
-
Wave model solution to the ground/power plane noise problem
-
Apr.
-
G. T. Lei, R. W. Techentin, P. R. Hayes, D. J. Schwab, and B. K. Gilbert, "Wave model solution to the ground/power plane noise problem," IEEE Trans. Instrum. Meas., vol. 44, pp. 300-303, Apr. 1995.
-
(1995)
IEEE Trans. Instrum. Meas.
, vol.44
, pp. 300-303
-
-
Lei, G.T.1
Techentin, R.W.2
Hayes, P.R.3
Schwab, D.J.4
Gilbert, B.K.5
-
8
-
-
0032649064
-
High-frequency characterization of power/ground-plane structures
-
May
-
G. T. Lei, R. W. Techentin, and B. K. Gilbert, "High-frequency characterization of power/ground-plane structures," IEEE Trans. Microwave Theory Tech., vol. 47, pp. 562-569, May 1999.
-
(1999)
IEEE Trans. Microwave Theory Tech.
, vol.47
, pp. 562-569
-
-
Lei, G.T.1
Techentin, R.W.2
Gilbert, B.K.3
-
9
-
-
0029409390
-
Modeling and analysis of multichip module power supply planes
-
Nov.
-
K. Lee and A. Barber, "Modeling and analysis of multichip module power supply planes," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 18, pp. 628-639, Nov. 1995.
-
(1995)
IEEE Trans. Comp., Packag., Manufact. Technol. B
, vol.18
, pp. 628-639
-
-
Lee, K.1
Barber, A.2
-
10
-
-
0032288102
-
Accurate power supply and ground plane pair models
-
H. H. Wu, J. W. Meyer, K. Lee, and A. Barber, "Accurate power supply and ground plane pair models," in Proc. IEEE 7th Topical Meeting Electrical Performance Electron. Packag., 1998, pp. 163-166.
-
(1998)
Proc. IEEE 7th Topical Meeting Electrical Performance Electron. Packag.
, pp. 163-166
-
-
Wu, H.H.1
Meyer, J.W.2
Lee, K.3
Barber, A.4
-
11
-
-
0034483006
-
Physics-based modeling of simultaneous switching noise in high speed systems
-
May 2000.
-
S. Chun, M. Swaminathan, L. Smith, Z. Jin, and M. Iyer, "Physics-based modeling of simultaneous switching noise in high speed systems," in Proc. IEEE 50th Electron. Comp. Technol. Conf., May 2000.
-
Proc. IEEE 50th Electron. Comp. Technol. Conf.
-
-
Chun, S.1
Swaminathan, M.2
Smith, L.3
Jin, Z.4
Iyer, M.5
-
12
-
-
33748124754
-
Modeling simultaneous switching noise in high speed multilayer packages and printed circuit boards
-
Austin, TX, Aug.
-
P. Wetmore, F. Chua, and X. Yuan, "Modeling simultaneous switching noise in high speed multilayer packages and printed circuit boards," presented at the Cadence Technical Conference, Austin, TX, Aug. 1998.
-
(1998)
Cadence Technical Conference
-
-
Wetmore, P.1
Chua, F.2
Yuan, X.3
-
16
-
-
0033878239
-
A methodology for the placement and optimization of decoupling capacitors for gigahertz systems
-
Calcutta, India, Jan.
-
J. Choi, S. Chun, N. Na, M. Swaminathan, and L. Smith, "A methodology for the placement and optimization of decoupling capacitors for gigahertz systems," presented at the International Conference on VLSI Design, Calcutta, India, Jan. 2000.
-
(2000)
International Conference on VLSI Design
-
-
Choi, J.1
Chun, S.2
Na, N.3
Swaminathan, M.4
Smith, L.5
|