The circuit and physical design of the POWER4 microprocessor

IBM Journal of Research and Development

Volumn 46, Issue 1, 2002, Pages 27-51

  Warnock, J D ^a   Keaty, J M ^b   Petrovick, J ^d   Clabes, J G ^c   Kircher, C J ^a   Krauter, B L ^c   Restle, P J ^a   Zoric, B A ^c   Anderson, C J ^c  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b IBM MICROELECTRONICS   (United States)

^c IBM   (United States)

^d NONE

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; FREQUENCIES; ITERATIVE METHODS; TRANSISTORS;

CLOCK FREQUENCY;

MICROPROCESSOR CHIPS;

EID: 0036289401     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.461.0027     Document Type: Article

References (36)

1. POWER4 system microarchitecture
2. Physical design of a fourth-generation POWER GHz microprocessor
3. POWER4 focuses on memory bandwidth
4. High performance 0.18 μm SOI CMOS technology
5. IBM POWER4 chip integration
6. Design methodology for the S/390 parallel enterprise server G4 microprocessors
7. A pseudo-hierarchical methodology for high-performance microprocessor design
8. Infrastructure requirer for a large-scale, multi-site VLSI development P
9. In the driver's seat of booledozer
10. Harmony: Static noise analysis of deep submicron digital integrated circuits
11. Verity - A formal verification program for custom CMOS circuits
12. GateMaker: A transistor to gate level model extractor for simulation, automatic test pattern generation and verification
13. A clock distribution method for microprocessors
14. Technical visualizations in VLSI design
15. Measurement and modeling of on-chip transmission-line effects in a 400 MHz microprocessor
16. When are transmission-line effects important for on chip interconnections?
17. A 1 GHz POWER4 testehip design
18. Circuit design techniques for the high-performance CMOS IBM S/390 parallel enterprise server G4 microprocessor
19. Floating-body effects in partially depleted SOI CMOS circuits
20. Impact of the gate-to-body tunneling current on SOI history effect
21. A 0.2-μm, 1.8-V, SOI, 550-MHz, 64-b powerPC microprocessor with copper interconnects
22. A 2nd generation 440 ps SOI 64b adder
23. SOI for digital CMOS VLSI: Design considerations and advances
24. Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology
25. Formulation of static circuit optimization with reduced size, degeneracy, and redundancy by timing graph manipulation
26. Gradient-based optimization of custom circuits using a static-timing formulation
27. A semi-custom design flow in high-performance microprocessor design
28. High-speed binary adder
29. SOI digital CMOS VLSI - A design perspective
30. A 1.1GHz first 64b generation Z900 microprocessor
31. CPAM: A common power analysis methodology for high-performance VLSI design
32. FASTHENRY: A multipole-accelerated 3-D inductance extraction program
33. Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors